luckyrantanplan / nthu-routeLinks
VLSI EDA Global Router
☆73Updated 7 years ago
Alternatives and similar repositories for nthu-route
Users that are interested in nthu-route are comparing it to the libraries listed below
Sorting:
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- UCSD Detailed Router☆89Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆172Updated last month
- DATC RDF☆51Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆127Updated 11 months ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- EDA physical synthesis optimization kit☆59Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- RePlAce global placement tool☆236Updated 4 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆128Updated 3 weeks ago
- ☆31Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated last year
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆46Updated 4 years ago
- A LEF/DEF Utility.☆31Updated 5 years ago
- ☆31Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- A parallel global router using the Galois framework☆29Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 2 years ago
- ☆73Updated last month
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- Machine Generated Analog IC Layout☆239Updated last year
- Database and Tool Framework for EDA☆115Updated 4 years ago