VLSI EDA Global Router
☆81Feb 15, 2026Updated 3 weeks ago
Alternatives and similar repositories for nthu-route
Users that are interested in nthu-route are comparing it to the libraries listed below
Sorting:
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- nthu-route 2.11☆13Aug 5, 2019Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Aug 10, 2020Updated 5 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 2 months ago
- Steiner Shallow-Light Tree for VLSI Routing☆62Jul 11, 2024Updated last year
- VLSI placement and routing tool☆15Dec 20, 2025Updated 2 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆74Jan 6, 2023Updated 3 years ago
- Deep learning toolkit-enabled VLSI placement☆952Feb 19, 2026Updated 2 weeks ago
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 9 months ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 4 years ago
- A parallel global router using the Galois framework☆31Jul 5, 2023Updated 2 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Apr 22, 2022Updated 3 years ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- RePlAce global placement tool☆247Aug 13, 2020Updated 5 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Training a deep FCN network in PyTorch to route circuit layouts☆67Dec 7, 2022Updated 3 years ago
- ☆97Jun 26, 2019Updated 6 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Sep 7, 2025Updated 6 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆291Nov 23, 2025Updated 3 months ago
- genetic algorithm usage for routing optimization ( pyqt )☆15Mar 24, 2019Updated 6 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- ☆14Oct 23, 2018Updated 7 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 8 years ago
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆30May 23, 2025Updated 9 months ago