luckyrantanplan / nthu-route
VLSI EDA Global Router
☆69Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for nthu-route
- CUGR, VLSI Global Routing Tool Developed by CUHK☆123Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 4 months ago
- UCSD Detailed Router☆80Updated 3 years ago
- Open Source Detailed Placement engine☆34Updated 4 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆46Updated 4 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆147Updated last year
- DATC RDF☆48Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 5 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated this week
- A LEF/DEF Utility.☆27Updated 5 years ago
- An analytical VLSI placer☆26Updated 3 years ago
- A parallel global router using the Galois framework☆26Updated last year
- ☆17Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 5 years ago
- IDEA project source files☆98Updated 2 weeks ago
- Routing Visualization for Physical Design☆18Updated 5 years ago
- ☆26Updated 4 years ago
- Database and Tool Framework for EDA☆102Updated 3 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆52Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆51Updated 2 years ago
- RePlAce global placement tool☆215Updated 4 years ago
- Analog Placement Quality Prediction☆19Updated last year