luckyrantanplan / nthu-routeLinks
VLSI EDA Global Router
☆73Updated 7 years ago
Alternatives and similar repositories for nthu-route
Users that are interested in nthu-route are comparing it to the libraries listed below
Sorting:
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- DATC RDF☆50Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 11 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated last week
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- UCSD Detailed Router☆88Updated 4 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated 11 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- A LEF/DEF Utility.☆31Updated 5 years ago
- A parallel global router using the Galois framework☆29Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- ☆30Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆171Updated last month
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆42Updated 7 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Artificial Netlist Generator☆39Updated last year
- Routing Visualization for Physical Design☆19Updated 6 years ago
- ☆44Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆39Updated last month
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago