VLSI EDA Global Router
☆86Feb 15, 2026Updated 8 months ago
Alternatives and similar repositories for nthu-route
Users that are interested in nthu-route are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nthu-route 2.11☆14Aug 5, 2019Updated 7 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆166Feb 27, 2023Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆35Mar 20, 2020Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆62Aug 10, 2020Updated 6 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆23Dec 20, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Steiner Shallow-Light Tree for VLSI Routing☆66Jul 11, 2024Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆153Mar 20, 2023Updated 3 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆63Apr 22, 2022Updated 4 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 9 months ago
- Applying Deep Q-learning for Global Routing☆133Sep 15, 2020Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆199May 19, 2025Updated last year
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆76Jan 6, 2023Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- Deep learning toolkit-enabled VLSI placement☆1,068Jul 18, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆31Dec 16, 2020Updated 5 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- UCSD Detailed Router☆100Jan 5, 2021Updated 5 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆33Mar 9, 2021Updated 5 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆327Nov 23, 2025Updated 11 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆62Aug 7, 2022Updated 4 years ago
- A parallel global router using the Galois framework☆32Apr 6, 2026Updated 7 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆139Apr 23, 2023Updated 3 years ago
- genetic algorithm usage for routing optimization ( pyqt )☆15Mar 24, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 7 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 13 years ago
- RePlAce global placement tool☆255Aug 13, 2020Updated 6 years ago
- Training a deep FCN network in PyTorch to route circuit layouts☆69Dec 7, 2022Updated 3 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆60Nov 13, 2025Updated 11 months ago
- ☆14Oct 23, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆722Dec 26, 2025Updated 10 months ago
- VLSI placement and routing tool☆16Dec 20, 2025Updated 10 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- ICCAD-2021-B☆12Aug 5, 2021Updated 5 years ago
- ☆12Mar 11, 2024Updated 2 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 9 years ago