OpenTimer / Parser-SPEFLinks
A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
☆59Updated 3 years ago
Alternatives and similar repositories for Parser-SPEF
Users that are interested in Parser-SPEF are comparing it to the libraries listed below
Sorting:
- Delay Calculation ToolKit☆32Updated 3 years ago
- ☆33Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63Updated last year
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- UCSD Detailed Router☆94Updated 5 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- IDEA project source files☆111Updated 3 months ago
- Mirror of Synopsys's Liberty parser library☆24Updated 7 years ago
- ☆44Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- ☆98Updated last week
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Updated 2 years ago
- Database and Tool Framework for EDA☆122Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 8 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- DATC Robust Design Flow.☆36Updated 6 years ago
- ☆109Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- ☆91Updated 7 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆127Updated this week