A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
☆59Aug 7, 2022Updated 3 years ago
Alternatives and similar repositories for Parser-SPEF
Users that are interested in Parser-SPEF are comparing it to the libraries listed below
Sorting:
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆691Dec 26, 2025Updated 2 months ago
- Taskflow website☆12Jan 1, 2026Updated 2 months ago
- Profiling Taskflow Programs through Visualization☆51Mar 14, 2023Updated 3 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- A High-performance Cluster Computing Engine☆148May 4, 2019Updated 6 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 5 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- VLSI EDA Global Router☆81Feb 15, 2026Updated last month
- OpenSTA engine☆555Updated this week
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Concurrent CPU-GPU Programming using Task Models☆106Dec 19, 2019Updated 6 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- ☆16Jul 16, 2020Updated 5 years ago
- ☆19Oct 28, 2024Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62May 28, 2024Updated last year
- ☆33Jan 24, 2020Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Logic synthesis and ABC based optimization☆54Mar 4, 2026Updated 2 weeks ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 10 months ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated 3 weeks ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated last week
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 2 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Feb 25, 2022Updated 4 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago