OpenTimer / Parser-SPEF

Related projects: ⓘ

• geochrist / dctk
  Delay Calculation ToolKit
  ☆26Updated 2 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆50Updated 4 years ago
• aolofsson / IDEA
  ☆28Updated 4 years ago
• parallaxsw / OpenSTA
  ☆35Updated last week
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆79Updated 3 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆37Updated 5 years ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆29Updated 4 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆53Updated 3 months ago
• aolofsson / POSH
  ☆37Updated 4 years ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆45Updated last year
• abk-openroad / BST-DME
  Bounded-Skew DME v1.3
  ☆13Updated 6 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 4 years ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆79Updated 2 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated last year
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆28Updated 4 years ago
• The-OpenROAD-Project-Attic / OpenROAD-Utilities
  Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project
  ☆20Updated 5 years ago
• IntelLabs / FloorSet
  ☆46Updated last month
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆101Updated 3 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆93Updated 2 weeks ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆140Updated 11 months ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆64Updated 6 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆38Updated 4 years ago
• ABKGroup / PROBE3.0
  ☆34Updated 5 months ago
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆32Updated 4 years ago
• laurentc2 / FreePDK45_for_KLayout
  KLayout technology files for FreePDK45
  ☆20Updated 3 years ago
• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆27Updated 9 years ago
• vsdip / vsdStdCellCharacterizer_sky130
  ☆19Updated 2 years ago
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆21Updated last year
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆96Updated 6 months ago