OpenTimer / Parser-SPEFLinks
A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
☆56Updated 3 years ago
Alternatives and similar repositories for Parser-SPEF
Users that are interested in Parser-SPEF are comparing it to the libraries listed below
Sorting:
- Delay Calculation ToolKit☆32Updated 3 years ago
- ☆33Updated 5 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Database and Tool Framework for EDA☆118Updated 4 years ago
- ☆82Updated this week
- Mirror of Synopsys's Liberty parser library☆23Updated 7 years ago
- IDEA project source files☆108Updated 2 weeks ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- UCSD Detailed Router☆90Updated 4 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆123Updated 2 years ago
- Bounded-Skew DME v1.3☆14Updated 7 years ago
- Circuit release of the MAGICAL project☆36Updated 5 years ago
- EDA physical synthesis optimization kit☆60Updated last year
- ☆44Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 3 months ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆105Updated 5 years ago
- ☆45Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year