A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
☆59Aug 7, 2022Updated 3 years ago
Alternatives and similar repositories for Parser-SPEF
Users that are interested in Parser-SPEF are comparing it to the libraries listed below
Sorting:
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63May 28, 2024Updated last year
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- VLSI EDA Global Router☆80Feb 15, 2026Updated last week
- ☆19Oct 28, 2024Updated last year
- OpenSTA engine☆552Updated this week
- Logic synthesis and ABC based optimization☆52Feb 6, 2026Updated 3 weeks ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated last month
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- ☆16Jul 16, 2020Updated 5 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆192May 19, 2025Updated 9 months ago
- Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian☆45Feb 17, 2021Updated 5 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Updated this week
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- Taskflow website☆12Jan 1, 2026Updated last month
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Feb 25, 2022Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆52Jun 29, 2020Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago