OpenTimer / Parser-SPEF
A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
☆55Updated 2 years ago
Alternatives and similar repositories for Parser-SPEF:
Users that are interested in Parser-SPEF are comparing it to the libraries listed below
- Delay Calculation ToolKit☆31Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- ☆34Updated 5 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆57Updated 11 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- ☆23Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- ☆44Updated 5 years ago
- UCSD Detailed Router☆85Updated 4 years ago
- Mirror of Synopsys's Liberty parser library☆21Updated 6 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- A LEF/DEF Utility.☆28Updated 5 years ago
- Database and Tool Framework for EDA☆112Updated 4 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆55Updated last week
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated this week
- ☆67Updated this week
- IDEA project source files☆106Updated 5 months ago
- ☆25Updated 2 years ago
- A Standalone Structural Verilog Parser☆91Updated 3 years ago
- EDA physical synthesis optimization kit☆53Updated last year
- ☆31Updated 3 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago