A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
☆61Aug 7, 2022Updated 3 years ago
Alternatives and similar repositories for Parser-SPEF
Users that are interested in Parser-SPEF are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Standalone Structural Verilog Parser☆98Mar 31, 2022Updated 4 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆135Apr 23, 2023Updated 3 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆707Dec 26, 2025Updated 6 months ago
- Taskflow website☆12Jul 7, 2026Updated last week
- Profiling Taskflow Programs through Visualization☆52Jun 20, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆21Aug 20, 2019Updated 6 years ago
- A High-performance Cluster Computing Engine☆148May 4, 2019Updated 7 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- Some simple examples for the Magic VLSI physical chip layout tool.☆31Mar 9, 2021Updated 5 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- VLSI EDA Global Router☆84Feb 15, 2026Updated 5 months ago
- OpenSTA engine☆595Jul 9, 2026Updated last week
- Concurrent CPU-GPU Programming using Task Models☆110Dec 19, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Database and Tool Framework for EDA☆127Jan 25, 2021Updated 5 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63Apr 8, 2026Updated 3 months ago
- ☆17Jul 16, 2020Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated 2 years ago
- ☆21Oct 28, 2024Updated last year
- Logic synthesis and ABC based optimization☆58Jul 9, 2026Updated last week
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆197May 19, 2025Updated last year
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Extended and external tests for Verilator testing☆19Jul 6, 2026Updated 2 weeks ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆32Feb 25, 2022Updated 4 years ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- EDA physical synthesis optimization kit☆68Nov 13, 2023Updated 2 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆137Jul 7, 2026Updated 2 weeks ago
- The source code that empowers OpenROAD Cloud☆14Jun 29, 2020Updated 6 years ago
- ☆33Jun 23, 2023Updated 3 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 3 years ago