abk-openroad / BST-DME
Bounded-Skew DME v1.3
☆14Updated 6 years ago
Alternatives and similar repositories for BST-DME:
Users that are interested in BST-DME are comparing it to the libraries listed below
- ☆25Updated 2 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Artificial Netlist Generator☆37Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- DATC RDF☆49Updated 4 years ago
- ☆23Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- ☆43Updated last year
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- The first version of TritonPart☆26Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆33Updated 5 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last week
- ☆18Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆27Updated 3 years ago
- ☆10Updated 3 years ago
- ☆29Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- UCSD Detailed Router☆84Updated 4 years ago
- ☆43Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆13Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- ☆66Updated last week
- A LEF/DEF Utility.☆28Updated 5 years ago
- ☆24Updated last year