abk-openroad / BST-DME
Bounded-Skew DME v1.3
☆14Updated 6 years ago
Alternatives and similar repositories for BST-DME:
Users that are interested in BST-DME are comparing it to the libraries listed below
- ☆11Updated 11 months ago
- Artificial Netlist Generator☆39Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆37Updated 6 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆25Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆43Updated last year
- ☆43Updated last year
- ☆10Updated last month
- ☆30Updated 4 years ago
- ☆23Updated 4 years ago
- The first version of TritonPart☆26Updated last year
- Analog Placement Quality Prediction☆21Updated 2 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆18Updated last year
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆14Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆55Updated this week
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 8 months ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆27Updated 3 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- DATC RDF☆50Updated 4 years ago
- A LEF/DEF Utility.☆28Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆46Updated 3 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆134Updated 2 years ago