AUCOHL / OGRELinks
Global Router Built for ICCAD Contest 2019
☆33Updated 5 years ago
Alternatives and similar repositories for OGRE
Users that are interested in OGRE are comparing it to the libraries listed below
Sorting:
- UCSD Detailed Router☆94Updated 4 years ago
- VLSI EDA Global Router☆77Updated 7 years ago
- DATC RDF☆50Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- Open Source Detailed Placement engine☆40Updated 6 years ago
- EDA physical synthesis optimization kit☆63Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆133Updated last year
- Delay Calculation ToolKit☆32Updated 3 years ago
- ☆31Updated 3 years ago
- IDEA project source files☆110Updated last month
- GPU-based logic synthesis tool☆97Updated 2 weeks ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆58Updated 3 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated last week
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 10 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆88Updated 7 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- ☆32Updated 3 years ago
- An open multiple patterning framework☆80Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 6 months ago
- ☆107Updated 6 years ago
- ☆77Updated 5 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago