Global Router Built for ICCAD Contest 2019
☆35Mar 20, 2020Updated 6 years ago
Alternatives and similar repositories for OGRE
Users that are interested in OGRE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆23Dec 20, 2018Updated 7 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆166Feb 27, 2023Updated 3 years ago
- VLSI EDA Global Router☆85Feb 15, 2026Updated 8 months ago
- Steiner Shallow-Light Tree for VLSI Routing☆65Jul 11, 2024Updated 2 years ago
- UCSD Detailed Router☆100Jan 5, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆62Aug 10, 2020Updated 6 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆153Mar 20, 2023Updated 3 years ago
- ☆38Jul 23, 2020Updated 6 years ago
- Qrouter detail router for digital ASIC designs☆60Nov 13, 2025Updated 11 months ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- A parallel global router using the Galois framework☆32Apr 6, 2026Updated 6 months ago
- Applying Deep Q-learning for Global Routing☆133Sep 15, 2020Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆199May 19, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆11Feb 1, 2022Updated 4 years ago
- Implementation of several grid routers in Rust☆13Oct 25, 2026Updated last week
- VLSI CAD Algorithm Visualizations implemented as Java Applications☆18Aug 23, 2023Updated 3 years ago
- DATC RDF☆49Jul 31, 2020Updated 6 years ago
- Training a deep FCN network in PyTorch to route circuit layouts☆69Dec 7, 2022Updated 3 years ago
- Prim-Dijkstra Revisited☆10Jun 9, 2021Updated 5 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆76Jan 6, 2023Updated 3 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 7 years ago
- Conditional Deep Convolutional Generative Adversarial Networks structure for completing incomplete face images and furthermore classifyin…☆11Dec 8, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VLSI placement and routing tool☆16Dec 20, 2025Updated 10 months ago
- Qucs-Help documentation☆10Jul 25, 2018Updated 8 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆31Dec 16, 2020Updated 5 years ago
- ICCAD contest - System-level FPGA Routing with Timing Division Multiplexing Technique☆13Sep 6, 2019Updated 7 years ago
- ☆32Aug 11, 2020Updated 6 years ago
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- ☆17Jul 16, 2020Updated 6 years ago
- Annealing-based PCB placement tool☆44May 26, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- Open source EDA chip design flow☆53Mar 15, 2017Updated 9 years ago
- RePlAce global placement tool☆255Aug 13, 2020Updated 6 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆63Apr 22, 2022Updated 4 years ago
- ☆11Apr 2, 2024Updated 2 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 6 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆11Aug 19, 2024Updated 2 years ago