AUCOHL / OGREView external linksLinks
Global Router Built for ICCAD Contest 2019
☆34Mar 20, 2020Updated 5 years ago
Alternatives and similar repositories for OGRE
Users that are interested in OGRE are comparing it to the libraries listed below
Sorting:
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- VLSI EDA Global Router☆80Jan 22, 2018Updated 8 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 2 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆62Jul 11, 2024Updated last year
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- ☆36Jul 23, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆26Apr 8, 2023Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190May 19, 2025Updated 8 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Aug 29, 2024Updated last year
- ☆11Jul 1, 2025Updated 7 months ago
- Annealing-based PCB placement tool☆40May 26, 2020Updated 5 years ago
- Implementation of several grid routers in Rust☆13Oct 21, 2025Updated 3 months ago
- Applying Deep Q-learning for Global Routing☆131Sep 15, 2020Updated 5 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- ☆30Apr 23, 2024Updated last year
- A parallel global router using the Galois framework☆30Jul 5, 2023Updated 2 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Dec 16, 2020Updated 5 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- VLSI placement and routing tool☆15Dec 20, 2025Updated last month
- ☆13Feb 6, 2021Updated 5 years ago
- ☆11Feb 1, 2022Updated 4 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Dec 22, 2024Updated last year
- ☆14Aug 27, 2020Updated 5 years ago
- ☆16Jul 16, 2020Updated 5 years ago
- nthu-route 2.11☆14Aug 5, 2019Updated 6 years ago
- A LEF/DEF Utility.☆33Aug 15, 2019Updated 6 years ago
- ☆15Apr 30, 2021Updated 4 years ago
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated last week
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- Training a deep FCN network in PyTorch to route circuit layouts☆68Dec 7, 2022Updated 3 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Dec 4, 2020Updated 5 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago