maltanar / axi-in-chiselLinks
Examples for creating AXI-interfaced peripherals in Chisel
☆76Updated 9 years ago
Alternatives and similar repositories for axi-in-chisel
Users that are interested in axi-in-chisel are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Chisel components for FPGA projects☆124Updated last year
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆86Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Advanced Architecture Labs with CVA6☆61Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Re-coded Xilinx primitives for Verilator use☆48Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- ☆58Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Python wrapper for verilator model☆84Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago