maltanar / axi-in-chiselLinks
Examples for creating AXI-interfaced peripherals in Chisel
☆76Updated 9 years ago
Alternatives and similar repositories for axi-in-chisel
Users that are interested in axi-in-chisel are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- Chisel Learning Journey☆110Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Modular Multi-ported SRAM-based Memory☆31Updated 11 months ago
- Public release☆56Updated 6 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- ☆99Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- ☆80Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Verilog Configurable Cache☆184Updated 2 weeks ago
- Bluespec BSV HLHDL tutorial☆110Updated 9 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 5 months ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- ☆56Updated 6 years ago