maltanar / axi-in-chiselLinks
Examples for creating AXI-interfaced peripherals in Chisel
☆75Updated 10 years ago
Alternatives and similar repositories for axi-in-chisel
Users that are interested in axi-in-chisel are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- A dynamic verification library for Chisel.☆160Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Chisel Learning Journey☆111Updated 2 years ago
- Bluespec BSV HLHDL tutorial☆111Updated 9 years ago
- Modular Multi-ported SRAM-based Memory☆31Updated last year
- ☆82Updated last year
- Network on Chip Implementation written in SytemVerilog☆197Updated 3 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆175Updated 5 years ago
- ☆113Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- Public release☆58Updated 6 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Python wrapper for verilator model☆92Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated last month
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆119Updated 2 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- ☆68Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆186Updated last year
- ☆58Updated 6 years ago