maltanar / axi-in-chisel
Examples for creating AXI-interfaced peripherals in Chisel
☆74Updated 9 years ago
Alternatives and similar repositories for axi-in-chisel:
Users that are interested in axi-in-chisel are comparing it to the libraries listed below
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Chisel components for FPGA projects☆120Updated last year
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- (System)Verilog to Chisel translator☆111Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆169Updated last week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆58Updated last year
- A dynamic verification library for Chisel.☆146Updated 3 months ago
- ☆53Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- Chisel Learning Journey☆108Updated last year
- Tests for example Rocket Custom Coprocessors☆69Updated 5 years ago
- ☆86Updated 11 months ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆64Updated 2 weeks ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- Python wrapper for verilator model☆79Updated last year
- Network on Chip Implementation written in SytemVerilog☆167Updated 2 years ago
- Public release☆49Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆59Updated 5 years ago
- Bluespec BSV HLHDL tutorial☆98Updated 8 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆123Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- ☆87Updated last year
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆160Updated 3 months ago
- ☆41Updated 6 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- ☆64Updated 2 years ago