maltanar / axi-in-chisel
Examples for creating AXI-interfaced peripherals in Chisel
☆71Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for axi-in-chisel
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- Chisel components for FPGA projects☆119Updated last year
- educational microarchitectures for risc-v isa☆65Updated 5 years ago
- A dynamic verification library for Chisel.☆142Updated 2 weeks ago
- (System)Verilog to Chisel translator☆106Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆140Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆48Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- ☆87Updated 8 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆59Updated last month
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- Chisel Learning Journey☆107Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Provides dot visualizations of chisel/firrtl circuits☆115Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- Public release☆46Updated 5 years ago
- ☆67Updated 10 years ago
- ☆48Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆56Updated 2 weeks ago
- Network on Chip Implementation written in SytemVerilog☆158Updated 2 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆62Updated 5 months ago
- ☆75Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆118Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 2 months ago
- Bluespec BSV HLHDL tutorial☆95Updated 8 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆57Updated 4 years ago