maltanar / axi-in-chisel
Examples for creating AXI-interfaced peripherals in Chisel
☆74Updated 9 years ago
Alternatives and similar repositories for axi-in-chisel:
Users that are interested in axi-in-chisel are comparing it to the libraries listed below
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Chisel components for FPGA projects☆121Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- A dynamic verification library for Chisel.☆146Updated 4 months ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated this week
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- ☆71Updated 10 years ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆59Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- Network on Chip Implementation written in SytemVerilog☆169Updated 2 years ago
- ☆53Updated 4 years ago
- Bluespec BSV HLHDL tutorial☆101Updated 8 years ago
- BlackParrot on Zynq☆31Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- ☆87Updated last year
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- A Fast, Low-Overhead On-chip Network☆181Updated last week
- ☆88Updated last year
- (System)Verilog to Chisel translator☆111Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Vector processor for RISC-V vector ISA☆115Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆60Updated 5 years ago
- Python wrapper for verilator model☆80Updated last year