Examples for creating AXI-interfaced peripherals in Chisel
☆76Nov 15, 2015Updated 10 years ago
Alternatives and similar repositories for axi-in-chisel
Users that are interested in axi-in-chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Chisel examples and code snippets☆289Aug 1, 2022Updated 4 years ago
- ☆13May 8, 2025Updated last year
- ☆11Dec 18, 2017Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆179Jun 18, 2020Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- A template project for beginning new Chisel work☆709Feb 24, 2026Updated 8 months ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 6 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆251Apr 29, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆225Jan 23, 2020Updated 6 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- ☆139May 13, 2022Updated 4 years ago
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- ☆20Feb 9, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆88Jan 7, 2023Updated 3 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆32Sep 17, 2025Updated last year
- (System)Verilog to Chisel translator☆125May 20, 2022Updated 4 years ago
- chisel tutorial exercises and answers☆759Jan 6, 2022Updated 4 years ago
- Verification Utilities for MyHDL☆17Oct 26, 2023Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repo has been put together to demonstrate a number of simple MIPS Processors written in Chisel.☆18Jul 9, 2021Updated 5 years ago
- Digital Design with Chisel☆943Updated this week
- ☆11Feb 27, 2025Updated last year
- A RISC-V processor☆14Dec 11, 2018Updated 7 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆81Oct 13, 2026Updated 3 weeks ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- Verilator Porcelain☆48Nov 7, 2023Updated 2 years ago