maltanar / axi-in-chiselLinks
Examples for creating AXI-interfaced peripherals in Chisel
☆76Updated 9 years ago
Alternatives and similar repositories for axi-in-chisel
Users that are interested in axi-in-chisel are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Chisel components for FPGA projects☆126Updated 2 years ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- Modular Multi-ported SRAM-based Memory☆31Updated 10 months ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- Public release☆56Updated 6 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- ☆97Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 10 months ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- Python wrapper for verilator model☆89Updated last year
- For contributions of Chisel IP to the chisel community.☆66Updated 10 months ago
- ☆80Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Bluespec BSV HLHDL tutorial☆110Updated 9 years ago
- Verilog Configurable Cache☆183Updated 10 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year