maltanar / axi-in-chiselView external linksLinks
Examples for creating AXI-interfaced peripherals in Chisel
☆75Nov 15, 2015Updated 10 years ago
Alternatives and similar repositories for axi-in-chisel
Users that are interested in axi-in-chisel are comparing it to the libraries listed below
Sorting:
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Chisel examples and code snippets☆266Aug 1, 2022Updated 3 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆175Jun 18, 2020Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- For contributions of Chisel IP to the chisel community.☆70Nov 7, 2024Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆12May 8, 2025Updated 9 months ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 4 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129May 16, 2025Updated 8 months ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Verification Utilities for MyHDL☆17Oct 26, 2023Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- educational microarchitectures for risc-v isa☆737Sep 1, 2025Updated 5 months ago
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- ☆88Jan 7, 2023Updated 3 years ago
- ☆110Oct 19, 2018Updated 7 years ago
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last week
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆11Dec 5, 2018Updated 7 years ago
- PYNQ DMA benchmark project☆12Apr 27, 2017Updated 8 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year