carlosedp / chisel-playgroundLinks
Chisel HDL example applications
☆30Updated 2 years ago
Alternatives and similar repositories for chisel-playground
Users that are interested in chisel-playground are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- ☆26Updated 4 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- An implementation of RISC-V☆33Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Platform Level Interrupt Controller☆40Updated last year
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆17Updated 3 weeks ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆32Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- Chisel Things for OFDM☆32Updated 4 years ago
- ☆62Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- The specification for the FIRRTL language☆56Updated last week
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 5 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago