Chisel HDL example applications
☆30Aug 11, 2022Updated 3 years ago
Alternatives and similar repositories for chisel-playground
Users that are interested in chisel-playground are comparing it to the libraries listed below
Sorting:
- ☆10Dec 28, 2020Updated 5 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 2 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆107Feb 3, 2026Updated last month
- ☆18Sep 2, 2020Updated 5 years ago
- HDMI core in Chisel HDL☆53Mar 8, 2024Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.☆13Apr 12, 2017Updated 8 years ago
- ☆12May 20, 2021Updated 4 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆17Nov 22, 2025Updated 3 months ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆12Apr 1, 2022Updated 3 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 10 months ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- This is the source of the seL4 docs.☆18Updated this week
- ☆18Jul 9, 2025Updated 7 months ago
- Adafruit IO client library for Go☆16Jul 23, 2024Updated last year
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- My KiCad symbols and footprints☆24Sep 1, 2021Updated 4 years ago
- ☆71Feb 2, 2026Updated last month
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- ☆44May 8, 2020Updated 5 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Dec 28, 2025Updated 2 months ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- ☆21Feb 20, 2026Updated last week
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Jan 12, 2023Updated 3 years ago
- ☆51Jan 9, 2026Updated last month