Chisel HDL example applications
☆30Aug 11, 2022Updated 4 years ago
Alternatives and similar repositories for chisel-playground
Users that are interested in chisel-playground are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Dec 28, 2020Updated 5 years ago
- HDMI core in Chisel HDL☆55Mar 8, 2024Updated 2 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆108Aug 27, 2026Updated last week
- ☆12May 20, 2021Updated 5 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago
- ☆18Sep 2, 2020Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆40Jan 11, 2026Updated 7 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆15Aug 30, 2019Updated 7 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- ☆18Jul 9, 2025Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆117Feb 13, 2023Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- ☆27Sep 3, 2020Updated 6 years ago
- Binomial model☆12Aug 28, 2019Updated 7 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆21Apr 8, 2015Updated 11 years ago
- ESP32 Remote JTAG Host for programming FPGAs☆29Sep 28, 2020Updated 5 years ago
- ☆72Aug 16, 2026Updated 2 weeks ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- ☆18Aug 5, 2026Updated 3 weeks ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆46May 8, 2020Updated 6 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆22Dec 14, 2020Updated 5 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 7 years ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 9 months ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago