Chisel HDL example applications
☆30Aug 11, 2022Updated 4 years ago
Alternatives and similar repositories for chisel-playground
Users that are interested in chisel-playground are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Dec 28, 2020Updated 5 years ago
- HDMI core in Chisel HDL☆55Mar 8, 2024Updated 2 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆18Sep 2, 2020Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆41Jan 11, 2026Updated 9 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated 3 weeks ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆15Aug 30, 2019Updated 7 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- ☆19Jul 9, 2025Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆117Feb 13, 2023Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 6 years ago
- ☆27Sep 3, 2020Updated 6 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆21Apr 8, 2015Updated 11 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ESP32 Remote JTAG Host for programming FPGAs☆29Sep 28, 2020Updated 6 years ago
- KT-Link compatible buffer for the Bus Blaster v3☆13Oct 25, 2013Updated 12 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- ☆46May 8, 2020Updated 6 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆22Dec 14, 2020Updated 5 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 7 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 11 months ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- RTLMeter benchmark suite☆34Updated this week