Chisel HDL example applications
☆30Aug 11, 2022Updated 3 years ago
Alternatives and similar repositories for chisel-playground
Users that are interested in chisel-playground are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Dec 28, 2020Updated 5 years ago
- HDMI core in Chisel HDL☆53Mar 8, 2024Updated 2 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆107Feb 3, 2026Updated last month
- ☆12May 20, 2021Updated 4 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆12Jun 4, 2021Updated 4 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆12Apr 1, 2022Updated 3 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated 2 months ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 11 months ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆15Aug 30, 2019Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- ☆18Jul 9, 2025Updated 8 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- Binomial model☆12Aug 28, 2019Updated 6 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆21Apr 8, 2015Updated 10 years ago
- ☆71Feb 2, 2026Updated last month
- ESP32 Remote JTAG Host for programming FPGAs☆29Sep 28, 2020Updated 5 years ago
- ☆17Nov 22, 2025Updated 4 months ago
- ☆45May 8, 2020Updated 5 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 6 years ago
- Virtual I/O acceleration technologies for KVM☆15Sep 17, 2013Updated 12 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago