carlosedp / chisel-playground
Chisel HDL example applications
☆30Updated 2 years ago
Alternatives and similar repositories for chisel-playground
Users that are interested in chisel-playground are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆41Updated 2 years ago
- ☆61Updated this week
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Platform Level Interrupt Controller☆40Updated last year
- ☆26Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Chisel Things for OFDM☆31Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- ☆55Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 weeks ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated last week
- (System)Verilog to Chisel translator☆113Updated 2 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated last week
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated 4 months ago
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- ☆33Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆88Updated 5 years ago
- ☆33Updated last month