bogdanvuk / pygearsLinks
HW Design: A Functional Approach
☆145Updated last year
Alternatives and similar repositories for pygears
Users that are interested in pygears are comparing it to the libraries listed below
Sorting:
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆211Updated last week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- UVM 1.2 port to Python☆251Updated 3 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆208Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆199Updated 7 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆136Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆113Updated last year
- Unit testing for cocotb☆160Updated 3 weeks ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆32Updated 7 months ago
- Build Customized FPGA Implementations for Vivado☆322Updated this week
- Tools for working with circuits as graphs in python☆120Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago
- A complete open-source design-for-testing (DFT) Solution☆153Updated last week
- A Python package for testing hardware (part of the magma ecosystem)☆43Updated last year
- magma circuits☆261Updated 7 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆282Updated 3 weeks ago
- SystemRDL 2.0 language compiler front-end☆251Updated 2 months ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆65Updated 7 months ago
- Labs to learn SpinalHDL☆148Updated 11 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆121Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆297Updated 2 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- Fabric generator and CAD tools.☆185Updated last week
- Simple parser for extracting VHDL documentation☆71Updated 10 months ago