HW Design: A Functional Approach
☆146Jun 26, 2023Updated 3 years ago
Alternatives and similar repositories for pygears
Users that are interested in pygears are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Jul 23, 2026Updated 3 weeks ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Jul 30, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- hardware library for hwt (= ipcore repo)☆45Jul 23, 2026Updated 3 weeks ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Jul 24, 2026Updated 3 weeks ago
- magma circuits☆265Oct 19, 2024Updated last year
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- FPU Generator☆20Updated this week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆303Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆463Jul 2, 2026Updated last month
- Next generation CGRA generator☆119Jul 16, 2026Updated 3 weeks ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Aug 4, 2026Updated last week
- System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to Sys…☆12Jun 2, 2016Updated 10 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 3 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Cross EDA Abstraction and Automation☆42Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- cocotb: Python-based chip (RTL) verification☆2,470Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Python interface to PCIE☆41Apr 30, 2018Updated 8 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- An abstraction library for interfacing EDA tools☆787Updated this week
- ☆25Apr 18, 2021Updated 5 years ago
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆618Jan 3, 2026Updated 7 months ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated 2 years ago
- みんなのSystemVerilog☆19May 12, 2022Updated 4 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated last week