Hardware Design/Visualization/Simulation/RTLGeneration Framework
☆16Mar 12, 2026Updated last week
Alternatives and similar repositories for py4hw
Users that are interested in py4hw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 4 years ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆26Mar 9, 2026Updated last week
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆20Jul 22, 2024Updated last year
- Artix7 SOM☆18Sep 9, 2024Updated last year
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆19Feb 25, 2025Updated last year
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆178Jan 16, 2026Updated 2 months ago
- CRUVI Standard Specifications☆21May 6, 2024Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- Simple python library for generating your own perfetto traces for your application. Can be used for both app instrumentation and custom …☆25Jun 22, 2025Updated 9 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Mar 15, 2026Updated last week
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆20Jan 6, 2026Updated 2 months ago
- A command-line tool that fetches and displays stock information with beautiful colored ASCII art logos, inspired by neofetch.☆34Nov 9, 2025Updated 4 months ago
- ☆22Mar 5, 2022Updated 4 years ago
- ☆16Aug 14, 2025Updated 7 months ago
- ☆20Jun 12, 2024Updated last year
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago
- FastHOG library that has been fixed to work with CUDA 5.x on Ubuntu 12.04☆20Jan 23, 2014Updated 12 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- high abstraction synthesis☆14Apr 8, 2024Updated last year
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 2 years ago
- ☆23Mar 5, 2026Updated 2 weeks ago
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆14Jun 13, 2025Updated 9 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- Prototype plugin to support topic modeling using LDA in Elasticsearch☆20Mar 11, 2016Updated 10 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆46Jan 16, 2023Updated 3 years ago
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆178Feb 23, 2025Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- RISC-V soft core running on Colorlight 5B-74B.☆40Feb 14, 2021Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 3 years ago
- The Qiskit Hackathon Barcelona is an immersive competition featuring live engagement, teamwork, and mentorship by expert researchers, dev…☆24Apr 10, 2023Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 weeks ago
- ☆12Mar 10, 2024Updated 2 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated last week
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago