Sphinx extension for visual documentation of hardware written in HWT
☆12Nov 12, 2025Updated 6 months ago
Alternatives and similar repositories for sphinx-hwt
Users that are interested in sphinx-hwt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- D3.js and ELK based schematic visualizer☆119May 13, 2026Updated last week
- 🔁 elastic circuit toolchain☆33Dec 2, 2024Updated last year
- D3.js based wave (signal) visualizer☆68May 13, 2026Updated last week
- hardware library for hwt (= ipcore repo)☆44May 13, 2026Updated last week
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- ☆20May 5, 2020Updated 6 years ago
- A Tcl-Library for scripted HDL generation☆17Apr 30, 2024Updated 2 years ago
- Open deep learning compiler stack for cpu, gpu and specialized accelerators☆17Sep 26, 2019Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated last year
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated last week
- ☆17Apr 20, 2023Updated 3 years ago
- Language server based on ghdl☆103May 16, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- WaveDrom compatible python command line☆115Jun 2, 2023Updated 2 years ago
- datasheet generator☆30Jul 18, 2025Updated 10 months ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- ☆37Sep 19, 2024Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Digital Circuit rendering engine☆39Mar 31, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆76Feb 18, 2026Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated this week
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated last week
- ☆11Apr 25, 2020Updated 6 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 11 years ago
- verilog_instance.vim: create instantiation of ports from port declaration☆31Mar 13, 2023Updated 3 years ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- Php class for Majority Judgment☆17Nov 11, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- HW Design: A Functional Approach☆145Jun 26, 2023Updated 2 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- 🚀 LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.☆14Jul 12, 2025Updated 10 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago