Sphinx extension for visual documentation of hardware written in HWT
β11Nov 12, 2025Updated 4 months ago
Alternatives and similar repositories for sphinx-hwt
Users that are interested in sphinx-hwt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- D3.js and ELK based schematic visualizerβ116Feb 27, 2024Updated 2 years ago
- π elastic circuit toolchainβ33Dec 2, 2024Updated last year
- D3.js based wave (signal) visualizerβ67Aug 19, 2025Updated 7 months ago
- hardware library for hwt (= ipcore repo)β44Dec 23, 2025Updated 3 months ago
- π Static Timing Analysis diagram rendererβ13Dec 13, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean β’ AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A reconfigurable logic circuit made of identical rotatable tiles.β25Nov 15, 2021Updated 4 years ago
- β20May 5, 2020Updated 5 years ago
- A Tcl-Library for scripted HDL generationβ17Apr 30, 2024Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI workβ¦β10Jan 13, 2022Updated 4 years ago
- Open deep learning compiler stack for cpu, gpu and specialized acceleratorsβ17Sep 26, 2019Updated 6 years ago
- Streaming based VHDL parser.β84Jul 15, 2024Updated last year
- Python library for operations with VCD and other digital wave filesβ55Nov 12, 2025Updated 4 months ago
- β17Apr 20, 2023Updated 2 years ago
- Language server based on ghdlβ102May 14, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient β’ AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Python library for parsing module definitions and instantiations from SystemVerilog filesβ26Apr 29, 2021Updated 4 years ago
- WaveDrom compatible python command lineβ114Jun 2, 2023Updated 2 years ago
- Example Projects for the Microsemi SmartFusion 2β11Dec 10, 2017Updated 8 years ago
- datasheet generatorβ30Jul 18, 2025Updated 8 months ago
- β37Sep 19, 2024Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database APIβ31Mar 17, 2021Updated 5 years ago
- Log file scanner used with EDA tools to classify errors and warningsβ12Nov 14, 2022Updated 3 years ago
- Web-based HDL diagramming toolβ83May 1, 2023Updated 2 years ago
- Digital Circuit rendering engineβ39Jul 30, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient β’ AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.β74Feb 18, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Liβ¦β26Mar 8, 2026Updated 2 weeks ago
- A Verilog Filelist parser in Rustβ11Mar 25, 2022Updated 4 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++β223Dec 23, 2025Updated 3 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.β26Mar 1, 2021Updated 5 years ago
- β11Apr 25, 2020Updated 5 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)β13Mar 30, 2015Updated 10 years ago
- HDL symbol generatorβ201Feb 2, 2023Updated 3 years ago
- verilog_instance.vim: create instantiation of ports from port declarationβ31Mar 13, 2023Updated 3 years ago
- DigitalOcean Gradient AI Platform β’ AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Php class for Majority Judgmentβ17Nov 11, 2021Updated 4 years ago
- HW Design: A Functional Approachβ146Jun 26, 2023Updated 2 years ago
- π LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.β14Jul 12, 2025Updated 8 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.β65Sep 25, 2023Updated 2 years ago
- Solving Sudokus using open source formal verification toolsβ18Aug 16, 2022Updated 3 years ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.β41Jul 24, 2024Updated last year
- VHDL grammar for tree-sitterβ32Dec 20, 2023Updated 2 years ago