Sphinx extension for visual documentation of hardware written in HWT
☆12Nov 12, 2025Updated 7 months ago
Alternatives and similar repositories for sphinx-hwt
Users that are interested in sphinx-hwt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- D3.js and ELK based schematic visualizer☆120May 13, 2026Updated last month
- 🔁 elastic circuit toolchain☆33Dec 2, 2024Updated last year
- D3.js based wave (signal) visualizer☆68Updated this week
- hardware library for hwt (= ipcore repo)☆44May 30, 2026Updated 2 weeks ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- ☆20May 5, 2020Updated 6 years ago
- A Tcl-Library for scripted HDL generation☆18Apr 30, 2024Updated 2 years ago
- Open deep learning compiler stack for cpu, gpu and specialized accelerators☆17Sep 26, 2019Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated last year
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 3 weeks ago
- ☆16Apr 20, 2023Updated 3 years ago
- Language server based on ghdl☆103Jun 3, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- WaveDrom compatible python command line☆116Jun 2, 2023Updated 3 years ago
- datasheet generator☆31Jul 18, 2025Updated 10 months ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- ☆37Sep 19, 2024Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Digital Circuit rendering engine☆40Mar 31, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆77Feb 18, 2026Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26May 31, 2026Updated 2 weeks ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated 3 weeks ago
- ☆11Apr 25, 2020Updated 6 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 11 years ago
- verilog_instance.vim: create instantiation of ports from port declaration☆31Mar 13, 2023Updated 3 years ago
- HDL symbol generator☆203Feb 2, 2023Updated 3 years ago
- Php class for Majority Judgment☆17Nov 11, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HW Design: A Functional Approach☆145Jun 26, 2023Updated 2 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- 🚀 LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.☆14Jul 12, 2025Updated 11 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago