Sphinx extension for visual documentation of hardware written in HWT
☆12Nov 12, 2025Updated 11 months ago
Alternatives and similar repositories for sphinx-hwt
Users that are interested in sphinx-hwt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- D3.js and ELK based schematic visualizer☆123May 13, 2026Updated 5 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 4 months ago
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 3 years ago
- Löwe FPGA Board☆12Oct 12, 2023Updated 3 years ago
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- impulse is a powerful waveform viewer and analyser tool, helping engineers to comfortably understand and debug complex semiconductor and …☆11Aug 19, 2025Updated last year
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Python wrapper for Xilinx's XSCT/XSDB console☆10Nov 19, 2019Updated 6 years ago
- A Tcl-Library for scripted HDL generation☆19Apr 30, 2024Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- hardware library for hwt (= ipcore repo)☆45Oct 17, 2026Updated 2 weeks ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Streaming based VHDL parser.☆86Oct 26, 2026Updated last week
- Accurate CHIP-8, CHIP-10, HIRES CHIP-8, CHIP-8X, SUPER-CHIP, and XO-CHIP interpreter in Rust.☆10Jan 21, 2017Updated 9 years ago
- ☆20May 5, 2020Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- ☆17Apr 20, 2023Updated 3 years ago
- Language server based on ghdl☆104Aug 1, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Wavedrom Major Mode for Emacs☆13Sep 15, 2026Updated last month
- HackRF experimentation☆11Jun 3, 2023Updated 3 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆28Apr 29, 2021Updated 5 years ago
- Internet connectivity for Williams System 7 pinball machines☆16Apr 30, 2026Updated 6 months ago
- datasheet generator☆31Sep 10, 2026Updated last month
- Digital Circuit rendering engine☆40Oct 25, 2026Updated last week
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- PCB for ULX4M FPGA R&D board☆64Apr 4, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- Vim plugin for the uncompromising Python code formatter☆11Mar 11, 2021Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Sep 22, 2026Updated last month
- Php class for Majority Judgment☆17Nov 11, 2021Updated 4 years ago
- verilog_instance.vim: create instantiation of ports from port declaration☆33Mar 13, 2023Updated 3 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 8 years ago