Sphinx extension for visual documentation of hardware written in HWT
☆11Nov 12, 2025Updated 4 months ago
Alternatives and similar repositories for sphinx-hwt
Users that are interested in sphinx-hwt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- D3.js and ELK based schematic visualizer☆116Feb 27, 2024Updated 2 years ago
- 🔁 elastic circuit toolchain☆33Dec 2, 2024Updated last year
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 7 months ago
- hardware library for hwt (= ipcore repo)☆44Dec 23, 2025Updated 3 months ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- ☆20May 5, 2020Updated 5 years ago
- A Tcl-Library for scripted HDL generation☆17Apr 30, 2024Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Open deep learning compiler stack for cpu, gpu and specialized accelerators☆17Sep 26, 2019Updated 6 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- ☆17Apr 20, 2023Updated 2 years ago
- Language server based on ghdl☆102May 14, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- WaveDrom compatible python command line☆114Jun 2, 2023Updated 2 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- datasheet generator☆30Jul 18, 2025Updated 8 months ago
- ☆37Sep 19, 2024Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆74Feb 18, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Mar 8, 2026Updated 2 weeks ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- ☆11Apr 25, 2020Updated 5 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 10 years ago
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- verilog_instance.vim: create instantiation of ports from port declaration☆31Mar 13, 2023Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Php class for Majority Judgment☆17Nov 11, 2021Updated 4 years ago
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 2 years ago
- 🚀 LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.☆14Jul 12, 2025Updated 8 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆41Jul 24, 2024Updated last year
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago