Alternatives and similar repositories for sphinx-hwt

Users that are interested in sphinx-hwt are comparing it to the libraries listed below

• drom / sta
  🕒 Static Timing Analysis diagram renderer
  ☆13Updated last year
• m-kru / fsva
  FuseSoc Verification Automation
  ☆22Updated 2 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated last year
• Nic30 / hwtLib
  hardware library for hwt (= ipcore repo)
  ☆39Updated 2 weeks ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated last month
• hdl / symbolator
  Generate symbols from HDL components/modules
  ☆21Updated 2 years ago
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆31Updated 8 months ago
• eine / hwd-ide
  ☆20Updated 5 years ago
• drom / atom-hide
  Atom Hardware IDE
  ☆13Updated 4 years ago
• wavedrom / zoom
  🔍 Zoomable Waveform viewer for the Web
  ☆43Updated 4 years ago
• abs-tudelft / vhdeps
  VHDL dependency analyzer
  ☆23Updated 5 years ago
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆24Updated 3 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆59Updated last month
• nobodywasishere / VHDLproc
  VHDLproc is a VHDL preprocessor
  ☆24Updated 3 years ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆22Updated 3 years ago
• VHDL / Compliance-Tests
  Tests to evaluate the support of VHDL 2008 and VHDL 2019 features
  ☆30Updated 4 months ago
• pybfms / pybfms
  Provides automation scripts for building BFMs
  ☆16Updated 2 months ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆27Updated 3 years ago
• pezy-computing / flgen
  Filelist generator
  ☆17Updated 2 weeks ago
• CESNET / sphinx-vhdl
  ☆23Updated 2 months ago
• wavedrom / datasheet
  datasheet generator
  ☆28Updated last week
• chipsalliance / f4pga-sdf-timing
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆30Updated 11 months ago
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated last year
• hgomersall / Ovenbird
  A tool for merging the MyHDL workflow with Vivado
  ☆20Updated 5 years ago
• dpretet / svlogger
  SystemVerilog Logger
  ☆18Updated 2 years ago
• fvutils / py-hpi
  Python/Simulator integration using procedure calls
  ☆10Updated 5 years ago
• SpinalHDL / CocotbLib
  ☆16Updated 2 years ago
• tudortimi / ipxact
  IP-XACT XML binding library
  ☆16Updated 9 years ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆39Updated 2 weeks ago
• TerosTechnology / colibri
  ☆17Updated 2 years ago