hardware library for hwt (= ipcore repo)
☆44Dec 23, 2025Updated 2 months ago
Alternatives and similar repositories for hwtLib
Users that are interested in hwtLib are comparing it to the libraries listed below
Sorting:
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- 🔁 elastic circuit toolchain☆32Dec 2, 2024Updated last year
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 6 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- ☆15May 29, 2020Updated 5 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆64Nov 7, 2025Updated 3 months ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 2 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated last month
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆34Feb 11, 2026Updated 3 weeks ago
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 6 months ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- A Xilinx IP Core and App for line scanner image capture and store☆10Sep 5, 2017Updated 8 years ago
- ☆34Feb 17, 2026Updated 2 weeks ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Feb 19, 2026Updated last week
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- Verilog modules for software-defined radio.☆19Dec 31, 2012Updated 13 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- datasheet generator☆30Jul 18, 2025Updated 7 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- LLM4DV☆16Sep 30, 2024Updated last year