hardware library for hwt (= ipcore repo)
☆45Oct 17, 2026Updated 2 weeks ago
Alternatives and similar repositories for hwtLib
Users that are interested in hwtLib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated 2 months ago
- Streaming based VHDL parser.☆86Oct 26, 2026Updated last week
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- ☆15May 29, 2020Updated 6 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 3 months ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 7 years ago
- D3.js and ELK based schematic visualizer☆123May 13, 2026Updated 5 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A Xilinx IP Core and App for line scanner image capture and store☆12Sep 5, 2017Updated 9 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆12Dec 20, 2013Updated 12 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 8 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 5 months ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Updated this week
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 3 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.☆14Jul 2, 2026Updated 4 months ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- datasheet generator☆31Sep 10, 2026Updated last month
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 12 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- Wishbone to ICAPE interface conversion☆14Mar 18, 2020Updated 6 years ago
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 4 months ago
- uvm framework generator☆12Oct 17, 2026Updated 2 weeks ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago