Alternatives and similar repositories for hwtLib:

Users that are interested in hwtLib are comparing it to the libraries listed below

• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆33Updated last month
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 4 months ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆48Updated 4 months ago
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• accellera-official / PySysC
  Public repository for PySysC, (From SC Common Practices Subgroup)
  ☆49Updated last year
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆25Updated last week
• accellera-official / crave
  Constrained RAndom Verification Enviroment (CRAVE)
  ☆17Updated last year
• antmicro / verilator-verification-features-tests
  ☆17Updated this week
• hgomersall / Ovenbird
  A tool for merging the MyHDL workflow with Vivado
  ☆19Updated 4 years ago
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆66Updated 5 months ago
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆50Updated last month
• fvutils / pyucis
  Python API to Unified Coverage Interoperability Standard (UCIS) Data
  ☆22Updated 3 months ago
• bensampson5 / libsv
  An open source, parameterized SystemVerilog digital hardware IP library
  ☆24Updated 7 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆71Updated this week
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆29Updated this week
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆37Updated 5 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆55Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆68Updated last week
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆23Updated last year
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆51Updated last month
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆25Updated last week
• taichi-ishitani / rggen
  This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).
  ☆16Updated 5 years ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• SystemRDL / PeakRDL-ipxact
  Import and export IP-XACT XML register models
  ☆33Updated 3 months ago
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆79Updated 3 months ago
• aolofsson / POSH
  ☆40Updated 4 years ago
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆26Updated 8 months ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆52Updated this week
• Nic30 / pyDigitalWaveTools
  Python library for operations with VCD and other digital wave files
  ☆47Updated 7 months ago