azonenberg / antikernel-ipcoresLinks
FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
☆70Updated last month
Alternatives and similar repositories for antikernel-ipcores
Users that are interested in antikernel-ipcores are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- Wishbone interconnect utilities☆44Updated last month
- Generic Logic Interfacing Project☆48Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago
- Bitstream relocation and manipulation tool.☆51Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Updated 3 years ago
- Small footprint and configurable JESD204B core☆50Updated 3 weeks ago
- Demo SoC for SiliconCompiler.☆62Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- FuseSoC standard core library☆151Updated last month
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated 2 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- VHDL PCIe Transceiver☆32Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Updated 6 years ago
- ☆38Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆115Updated this week
- Using VexRiscv without installing Scala☆39Updated 4 years ago