azonenberg / antikernel-ipcoresLinks
FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
☆64Updated last week
Alternatives and similar repositories for antikernel-ipcores
Users that are interested in antikernel-ipcores are comparing it to the libraries listed below
Sorting:
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆45Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Small footprint and configurable JESD204B core☆42Updated last week
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- ☆22Updated 3 years ago
- Small footprint and configurable SPI core☆42Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A wishbone controlled scope for FPGA's☆82Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- USB Full Speed PHY☆44Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago