azonenberg / antikernel-ipcoresLinks
FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
☆66Updated last week
Alternatives and similar repositories for antikernel-ipcores
Users that are interested in antikernel-ipcores are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- PicoRV☆44Updated 5 years ago
- Generic Logic Interfacing Project☆46Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Small footprint and configurable JESD204B core☆45Updated 2 months ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- FuseSoC standard core library☆146Updated 2 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 5 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 2 weeks ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆95Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago