azonenberg / antikernel-ipcoresLinks
FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
☆69Updated 2 months ago
Alternatives and similar repositories for antikernel-ipcores
Users that are interested in antikernel-ipcores are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- PicoRV☆43Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- Xilinx Unisim Library in Verilog☆87Updated 5 years ago
- Small footprint and configurable JESD204B core☆49Updated last month
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated last week
- FuseSoC standard core library☆149Updated 6 months ago
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- Demo SoC for SiliconCompiler.☆62Updated last week
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- ☆13Updated 4 years ago
- Nitro USB FPGA core☆85Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago