azonenberg / antikernel-ipcores
FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
☆62Updated last week
Alternatives and similar repositories for antikernel-ipcores:
Users that are interested in antikernel-ipcores are comparing it to the libraries listed below
- Wishbone interconnect utilities☆39Updated last month
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Extensible FPGA control platform☆59Updated last year
- Small footprint and configurable Inter-Chip communication cores☆56Updated 3 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- A padring generator for ASICs☆25Updated last year
- Wishbone controlled I2C controllers☆47Updated 4 months ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- A wishbone controlled scope for FPGA's☆77Updated last year
- USB Full Speed PHY☆42Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- SoftCPU/SoC engine-V☆54Updated this week
- PicoRV☆44Updated 5 years ago
- Generic Logic Interfacing Project☆45Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Xilinx Unisim Library in Verilog☆75Updated 4 years ago
- Nitro USB FPGA core☆84Updated last year
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- Virtual development board for HDL design☆41Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆30Updated 4 years ago
- Wishbone to AXI bridge (VHDL)☆40Updated 5 years ago
- ☆36Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago