azonenberg / antikernel-ipcoresLinks
FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
☆68Updated last month
Alternatives and similar repositories for antikernel-ipcores
Users that are interested in antikernel-ipcores are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Small footprint and configurable JESD204B core☆47Updated last week
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- An Open Source configuration of the Arty platform☆133Updated last year
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Small footprint and configurable SPI core☆45Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago