azonenberg / antikernel-ipcoresLinks
FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
☆67Updated 2 weeks ago
Alternatives and similar repositories for antikernel-ipcores
Users that are interested in antikernel-ipcores are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆61Updated 3 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- Small footprint and configurable JESD204B core☆45Updated 4 months ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 6 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Demo SoC for SiliconCompiler.☆61Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated last week
- FuseSoC standard core library☆147Updated 4 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- USB Full Speed PHY☆46Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆100Updated 2 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago