Alternatives and similar repositories for All-of-SystemVerilog

Users that are interested in All-of-SystemVerilog are comparing it to the libraries listed below

• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆21Updated 5 years ago
• ryuz / jelly
  Original FPGA platform
  ☆68Updated this week
• pezy-computing / pzbcm
  Basic Common Modules
  ☆43Updated 2 months ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆105Updated 6 months ago
• munetomo-maruyama / mmRISC-1
  RISC-V RV32IMAFC Core for MCU
  ☆38Updated 6 months ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆46Updated 4 years ago
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆53Updated 8 years ago
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated last year
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆106Updated 3 years ago
• ikwzm / ZynqMP-FPGA-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)
  ☆130Updated 2 years ago
• ikwzm / FPGA-SoC-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…
  ☆163Updated 2 years ago
• aquaxis / FPGAMAG18
  FPGA Magazine No.18 - RISC-V
  ☆17Updated 7 years ago
• Digilent / digilent-vivado-scripts
  ☆69Updated 2 weeks ago
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆21Updated 2 years ago
• open-design / riscv-soc-cores
  ☆38Updated 4 years ago
• cathalmccabe / pynq-z1_board_files
  PYNQ-Z1 board files for Vivado
  ☆34Updated 3 years ago
• taichi-ishitani / rggen
  This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).
  ☆17Updated 6 years ago
• Avnet / bdf
  Avnet Board Definition Files
  ☆134Updated last week
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆21Updated 2 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆116Updated last year
• Digilent / Petalinux-Zybo-Z7-20
  ☆53Updated 2 years ago
• shioyadan / meno
  Meno is a tool that visualizes hierarchical data, such as the sizes of directory trees or synthesized circuit sizes. It can be built into…
  ☆13Updated 3 weeks ago
• DenadaiSenai / Jogo-Da-Velha-Arduino
  ☆1Updated 4 months ago
• lp6m / VexRiscv_Ultra96
  Implementation VexRiscv on ultra96
  ☆12Updated 3 years ago
• efabless / sky130_sram_macros_old
  ☆38Updated 3 years ago
• FPGA-Research / fos
  FOS - FPGA Operating System
  ☆70Updated 4 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆146Updated 2 months ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆162Updated 2 months ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆116Updated 3 years ago
• verilator / example-systemverilog
  ☆39Updated last year