Alternatives and similar repositories for All-of-SystemVerilog

Users that are interested in All-of-SystemVerilog are comparing it to the libraries listed below

• ryuz / jelly
  Original FPGA platform
  ☆71Updated last week
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆23Updated 5 years ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆46Updated last month
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆108Updated 11 months ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• munetomo-maruyama / mmRISC-1
  RISC-V RV32IMAFC Core for MCU
  ☆42Updated 11 months ago
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆53Updated 9 years ago
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated last year
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆107Updated 3 years ago
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆27Updated 2 years ago
• ikwzm / FPGA-SoC-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…
  ☆168Updated 2 months ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆23Updated 3 years ago
• Digilent / digilent-vivado-scripts
  ☆70Updated 5 months ago
• ikwzm / ZynqMP-FPGA-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)
  ☆132Updated 5 months ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆32Updated last year
• Avnet / bdf
  Avnet Board Definition Files
  ☆139Updated last week
• taichi-ishitani / rggen
  This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).
  ☆17Updated 6 years ago
• aquaxis / FPGAMAG18
  FPGA Magazine No.18 - RISC-V
  ☆18Updated 8 years ago
• FPGA-Research / fos
  FOS - FPGA Operating System
  ☆73Updated 5 years ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆76Updated last year
• rggen / rggen-systemverilog
  SystemVerilog RTL and UVM RAL model generators for RgGen
  ☆16Updated 2 weeks ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆123Updated 2 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆151Updated last month
• open-design / riscv-soc-cores
  ☆41Updated 4 years ago
• warclab / zycap
  Zynq PR Management
  ☆13Updated 9 years ago
• PyHDI / veriloggen
  Veriloggen: A Mixed-Paradigm Hardware Construction Framework
  ☆324Updated last year
• Digilent / Petalinux-Zybo-Z7-20
  ☆55Updated 3 years ago
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆55Updated 8 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• synthesijer / synthesijer
  ☆54Updated last year