Alternatives and similar repositories for All-of-SystemVerilog

Users that are interested in All-of-SystemVerilog are comparing it to the libraries listed below

• pezy-computing / pzbcm
  Basic Common Modules
  ☆46Updated 2 weeks ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆22Updated 5 years ago
• ryuz / jelly
  Original FPGA platform
  ☆71Updated last week
• munetomo-maruyama / mmRISC-1
  RISC-V RV32IMAFC Core for MCU
  ☆40Updated 11 months ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆108Updated 11 months ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆23Updated 3 years ago
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆53Updated 9 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆108Updated 3 years ago
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated last year
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆26Updated 2 years ago
• ikwzm / ZynqMP-FPGA-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)
  ☆132Updated 4 months ago
• ikwzm / FPGA-SoC-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…
  ☆168Updated last month
• Digilent / digilent-vivado-scripts
  ☆69Updated 5 months ago
• verilator / example-systemverilog
  ☆40Updated last year
• aignacio / riscv_verilator_model
  RISCV model for Verilator/FPGA targets
  ☆53Updated 6 years ago
• efabless / sky130_sram_macros_old
  ☆38Updated 3 years ago
• pkorolov / zynq-fpga
  RISC-V Rocket on the Digilent Zybo Board
  ☆21Updated 11 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• open-design / riscv-soc-cores
  ☆41Updated 4 years ago
• xver / Shunt
  SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)
  ☆53Updated 4 months ago
• FPGA-Research / fos
  FOS - FPGA Operating System
  ☆73Updated 5 years ago
• diningyo / introductory-guide-to-chisel
  「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ
  ☆10Updated 4 years ago
• antmicro / cocotb-verilator-build
  ☆26Updated 2 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆123Updated last year
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆72Updated 6 years ago
• PyHDI / veriloggen
  Veriloggen: A Mixed-Paradigm Hardware Construction Framework
  ☆324Updated last year
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆93Updated 2 months ago
• shioyadan / meno
  Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…
  ☆16Updated last month
• rggen / rggen-sv-rtl
  Common SystemVerilog RTL modules for RgGen
  ☆15Updated last week