lnls-dig / dsp-coresLinks
Repository containing the DSP gateware cores
☆13Updated this week
Alternatives and similar repositories for dsp-cores
Users that are interested in dsp-cores are comparing it to the libraries listed below
Sorting:
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated last week
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Library of reusable VHDL components☆28Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- VHDL package to provide C-like string formatting☆15Updated 3 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- high level VHDL floating point library for synthesis in fpga☆18Updated 6 months ago
- ☆29Updated 4 years ago
- general-cores☆20Updated last month
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Network protocol libraries for VHDL test benches☆12Updated 3 months ago
- VHDL Library for implementing common DSP functionality.☆30Updated 6 years ago
- TCL framework to package Vivado IP-Cores☆14Updated 3 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 6 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆19Updated last month
- ☆20Updated 3 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago