lnls-dig / dsp-coresLinks
Repository containing the DSP gateware cores
☆13Updated 8 months ago
Alternatives and similar repositories for dsp-cores
Users that are interested in dsp-cores are comparing it to the libraries listed below
Sorting:
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 3 months ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- high level VHDL floating point library for synthesis in fpga☆16Updated 3 months ago
- TCL framework to package Vivado IP-Cores☆15Updated 3 years ago
- general-cores☆19Updated 8 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆13Updated 6 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- ☆30Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- FuseSoc Verification Automation☆22Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- Open FPGA Modules☆23Updated 7 months ago
- A padring generator for ASICs☆25Updated 2 years ago