lnls-dig / dsp-cores
Repository containing the DSP gateware cores
☆12Updated 6 months ago
Alternatives and similar repositories for dsp-cores:
Users that are interested in dsp-cores are comparing it to the libraries listed below
- Fixed-point math library with VHDL, Python and MATLAB support☆21Updated last month
- VHDL Code for infrastructural blocks (designed for FPGA)☆14Updated 2 years ago
- Library of reusable VHDL components☆27Updated last year
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- high level VHDL floating point library for synthesis in fpga☆15Updated 3 weeks ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 weeks ago
- TCL framework to package Vivado IP-Cores☆15Updated 2 years ago
- A padring generator for ASICs☆25Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- VHDL dependency analyzer☆23Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- VHDL plugin for RgGen☆12Updated last month
- APB Logic☆15Updated 3 months ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- ☆12Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago