lnls-dig / dsp-coresView external linksLinks
Repository containing the DSP gateware cores
☆14Feb 6, 2026Updated last week
Alternatives and similar repositories for dsp-cores
Users that are interested in dsp-cores are comparing it to the libraries listed below
Sorting:
- general-cores☆21Jul 16, 2025Updated 6 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 weeks ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- VHDL functional blocks with their simulations and test sequences☆20Jan 26, 2026Updated 2 weeks ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆34Oct 15, 2025Updated 3 months ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆14Aug 29, 2018Updated 7 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- ☆14Sep 23, 2020Updated 5 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆62Nov 7, 2025Updated 3 months ago
- VHDL for basic floating-point operations.☆31Oct 2, 2018Updated 7 years ago
- RTL implementation of components for DVB-S2☆131May 1, 2023Updated 2 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- A low-power, low-cost, highly-portable software defined radio platform.☆20Feb 19, 2018Updated 7 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- HDL components to build a customized Wishbone crossbar switch☆14May 30, 2019Updated 6 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago