lnls-dig / dsp-coresLinks
Repository containing the DSP gateware cores
☆14Updated last month
Alternatives and similar repositories for dsp-cores
Users that are interested in dsp-cores are comparing it to the libraries listed below
Sorting:
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- Library of reusable VHDL components☆28Updated last year
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆32Updated 2 months ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Updated 2 years ago
- VHDL package to provide C-like string formatting☆15Updated 3 years ago
- general-cores☆21Updated 5 months ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- TCL framework to package Vivado IP-Cores☆14Updated 3 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- high level VHDL floating point library for synthesis in fpga☆18Updated last week
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated last week
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆39Updated 10 months ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆26Updated last year
- ☆30Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- ☆33Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- ☆20Updated 3 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Updated 7 years ago