Alternatives and similar repositories for sydpy

Users that are interested in sydpy are comparing it to the libraries listed below

• ganeshgore / spydrnet-physical
  This is a SpyDrNet Plugin for a physical design related transformations
  ☆16Updated 4 months ago
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated 2 years ago
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆24Updated 3 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆28Updated 3 years ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆25Updated 4 months ago
• taichi-ishitani / rggen
  This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).
  ☆17Updated 6 years ago
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• leonardt / fault
  A Python package for testing hardware (part of the magma ecosystem)
  ☆45Updated last year
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆40Updated last week
• fvutils / py-hpi
  Python/Simulator integration using procedure calls
  ☆10Updated 5 years ago
• antmicro / verilator-uvm-example
  Example of how to use UVM with Verilator
  ☆23Updated last week
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• SymbiFlow / sphinx-verilog-domain
  Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.
  ☆25Updated 4 years ago
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆54Updated 8 months ago
• Nic30 / hwtLib
  hardware library for hwt (= ipcore repo)
  ☆43Updated 2 weeks ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated 2 years ago
• edaa-org / pyEDAA.IPXACT
  An IP-XACT DOM for IEEE 1685-2014 in Python.
  ☆30Updated 2 weeks ago
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• tudortimi / ipxact
  IP-XACT XML binding library
  ☆16Updated 9 years ago
• kactus2 / ipxactexamplelib
  Contains examples to start with Kactus2.
  ☆20Updated last year
• idea-fasoc / fasoc
  ☆56Updated 2 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 3 months ago
• Inkub / SV-assertions-IF-generator
  Generates a SystemVerilog assertion interface for a given SV RTL design
  ☆20Updated 7 months ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆64Updated 2 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆33Updated 5 months ago
• m-kru / fsva
  FuseSoc Verification Automation
  ☆22Updated 3 years ago
• pybfms / pybfms
  Provides automation scripts for building BFMs
  ☆16Updated 6 months ago
• PyHDI / ipgen
  IP-core package generator for AXI4/Avalon
  ☆22Updated 6 years ago
• hgomersall / Ovenbird
  A tool for merging the MyHDL workflow with Vivado
  ☆20Updated 5 years ago
• aolofsson / POSH
  ☆44Updated 5 years ago