System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to SystemVerilog and other HDLs.
☆12Jun 2, 2016Updated 10 years ago
Alternatives and similar repositories for sydpy
Users that are interested in sydpy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- use pivpi to drive testbench event☆21Jul 21, 2016Updated 9 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 13 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 10 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- Coderefinery project website.☆11May 28, 2026Updated 2 weeks ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- Implementing the Double-Slit experiment in Python☆12Jan 7, 2021Updated 5 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- Yet another IPython notebook to LaTeX converter - this one exports clean code easily absorbed in other reports.☆16Jun 1, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python-based hardware modeling framework☆246Oct 27, 2019Updated 6 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Provides a VXI-11 driver for controlling instruments over Ethernet☆14May 11, 2017Updated 9 years ago
- Complete simulation of IEEE 754 fixed and floating point specification to any precision☆13Aug 26, 2020Updated 5 years ago
- HW Design: A Functional Approach☆145Jun 26, 2023Updated 2 years ago
- An example application using mongodb rust tide and handlebars A.K.A MoRTH stack☆14Nov 19, 2020Updated 5 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 13 years ago
- Interface for the Alumina Network CNC stack☆19Sep 21, 2025Updated 8 months ago
- Open source/hardware SoC plattform based on the lattice mico 32 softcore☆15Apr 10, 2010Updated 16 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆34Mar 7, 2026Updated 3 months ago
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 11 years ago
- Programmatically generated PCB libraries facilitating robust electronic product design.☆19May 5, 2026Updated last month
- Running Python code in SystemVerilog☆73May 8, 2026Updated last month
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- ShipAI simplified to medium tutorial☆16Dec 12, 2018Updated 7 years ago
- zig lang working with c lang☆13Aug 27, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Snap! extension for LEGO BOOST☆13Oct 15, 2017Updated 8 years ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- ☆15Jun 4, 2026Updated last week
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 4 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- A VCD parser object☆40Jul 17, 2013Updated 12 years ago