System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to SystemVerilog and other HDLs.
☆12Jun 2, 2016Updated 9 years ago
Alternatives and similar repositories for sydpy
Users that are interested in sydpy are comparing it to the libraries listed below
Sorting:
- use pivpi to drive testbench event☆21Jul 21, 2016Updated 9 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 10 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 13 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- ☆11May 31, 2016Updated 9 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- A lightweight dataframe & math toolkit for Rust☆26Aug 25, 2025Updated 6 months ago
- ☆43Oct 25, 2020Updated 5 years ago
- A VCD parser object☆40Jul 17, 2013Updated 12 years ago
- Python interface for cross-calling with HDL☆47Updated this week
- Electro - easy commutation schematic editor written in Python + Qt (PyQt)☆14Mar 10, 2020Updated 5 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Free electric speed controller software using ChibiOS☆10Aug 13, 2023Updated 2 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Programmatically generated PCB libraries facilitating robust electronic product design.☆17Dec 15, 2025Updated 2 months ago
- PropForthV5.5 is Forth progamming environment for Parallax Propeller P8X32A microcontroller created by Sal Sanci☆11Aug 14, 2016Updated 9 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- G-code generator for 3D printers (RepRap, Makerbot, Ultimaker etc.)☆12Oct 21, 2021Updated 4 years ago
- Reading a SMA SunnyBoy solar inverter with an esp8266 or esp32☆11Feb 9, 2024Updated 2 years ago
- Computer Modern Mono proportional font☆10Jan 2, 2013Updated 13 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Everything about the Athena☆10Oct 3, 2020Updated 5 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- A 2D vector graphics library written in Rust☆41Apr 6, 2025Updated 10 months ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- Scrape reddit posts into a single markdown file☆12Jul 28, 2024Updated last year
- retro terminal presentation of gitui at @RustBerlin meetup☆11May 28, 2021Updated 4 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Image resizing app that uses seam carving☆17Aug 27, 2013Updated 12 years ago
- High Assurance Cryptographic Software☆10Dec 23, 2025Updated 2 months ago