wavedrom / verilog
wavedrom to verilog converter
☆15Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for verilog
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Digital Circuit rendering engine☆34Updated last year
- ☆15Updated last year
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆29Updated 4 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- FuseSoc Verification Automation☆21Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- Extensible FPGA control platform☆54Updated last year
- datasheet generator☆28Updated 3 months ago
- VHDL dependency analyzer☆22Updated 4 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆24Updated 8 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆14Updated 8 months ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- sample VCD files☆36Updated 8 months ago
- ulx3s ghdl examples☆14Updated 3 years ago
- Freecores website☆19Updated 7 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 5 years ago
- 🔍 Zoomable Waveform viewer for the Web☆42Updated 4 years ago
- Small footprint and configurable JESD204B core☆40Updated last month
- USB Full Speed PHY☆39Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- ☆32Updated last year
- Time to Digital Converter (TDC)☆27Updated 3 years ago
- Generate symbols from HDL components/modules☆20Updated last year