wavedrom / verilogLinks
wavedrom to verilog converter
☆16Updated 3 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- datasheet generator☆30Updated last month
- Digital Circuit rendering engine☆39Updated last month
- GUI editor for hardware description designs☆28Updated 2 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- sample VCD files☆37Updated last month
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆15Updated 3 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆33Updated last year
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- Simulation VCD waveform viewer, using old Motif UI☆27Updated 2 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- ☆17Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- ☆20Updated 3 years ago
- Template project for LiteX-based SoCs☆21Updated 2 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- ☆18Updated 2 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 2 months ago
- Icarus SIMBUS☆19Updated 5 years ago
- ☆12Updated 4 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆34Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago