wavedrom to verilog converter
☆17Sep 14, 2021Updated 4 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- ArduiPi is a shield for Raspberry Pi that brings Arduino low level extented I/O to Raspberry Pi☆23Mar 22, 2014Updated 11 years ago
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 9 months ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆59Feb 24, 2026Updated last week
- HDMI2USB firmware for the Cypress FX2 found on the Digilent Atlys and Numato Opsis boards.☆25Feb 12, 2020Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ☆25Sep 27, 2018Updated 7 years ago
- ☆12Apr 19, 2023Updated 2 years ago
- datasheet generator☆30Jul 18, 2025Updated 7 months ago
- Protocol decode and synthesis library☆69Feb 7, 2019Updated 7 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- Flashing Pano Logic thin clients without a programmer☆42May 20, 2022Updated 3 years ago
- ☆14May 24, 2025Updated 9 months ago
- Plinky web interface☆11Jun 4, 2021Updated 4 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 4 years ago