wavedrom / verilogLinks
wavedrom to verilog converter
β16Updated 4 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- π Zoomable Waveform viewer for the Webβ43Updated 5 years ago
- Digital Circuit rendering engineβ39Updated 3 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interfaceβ31Updated 3 years ago
- Small footprint and configurable Inter-Chip communication coresβ66Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB coresβ52Updated 2 years ago
- Simulation VCD waveform viewer, using old Motif UIβ27Updated 2 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAGβ74Updated 2 months ago
- CologneChip GateMate FPGA Module: GMM-7550β26Updated last month
- sample VCD filesβ39Updated 2 months ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verificβ¦β12Updated 6 years ago
- GUI editor for hardware description designsβ30Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 deviceβ18Updated 2 years ago
- Template project for LiteX-based SoCsβ20Updated 5 months ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)β21Updated 9 years ago
- Freecores websiteβ19Updated 8 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)β34Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.β39Updated 2 years ago
- Use ECP5 JTAG port to interact with user designβ32Updated 4 years ago
- An open-source VHDL library for FPGA design.β32Updated 3 years ago
- Atom Hardware IDEβ13Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.β38Updated 4 years ago
- Icarus SIMBUSβ20Updated 6 years ago
- datasheet generatorβ30Updated 4 months ago
- understanding the tinyfpga bootloaderβ25Updated 7 years ago
- Generic Logic Interfacing Projectβ48Updated 5 years ago
- π₯ Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.β31Updated 3 years ago
- LiteX based FPGA gateware for Thunderscope.β27Updated last year
- A configurable USB 2.0 device coreβ32Updated 5 years ago
- ice40 USB Analyzerβ57Updated 5 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interfaceβ18Updated 4 years ago