wavedrom / verilogLinks
wavedrom to verilog converter
☆17Updated 4 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- Digital Circuit rendering engine☆39Updated 5 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 6 years ago
- sample VCD files☆40Updated 2 weeks ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Updated last year
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated this week
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- datasheet generator☆30Updated 5 months ago
- GUI editor for hardware description designs☆30Updated 2 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- An abstract language model of VHDL written in Python.☆59Updated last month
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 2 months ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 5 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Updated 5 years ago
- ☆18Updated 2 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- Generate symbols from HDL components/modules☆22Updated 2 years ago
- ☆20Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 10 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆64Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated this week
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆17Updated 10 months ago
- USB 1.1 Device IP Core☆21Updated 8 years ago