wavedrom / verilog
wavedrom to verilog converter
☆15Updated 3 years ago
Alternatives and similar repositories for verilog:
Users that are interested in verilog are comparing it to the libraries listed below
- Digital Circuit rendering engine☆37Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Template project for LiteX-based SoCs☆19Updated 7 months ago
- Extended and external tests for Verilator testing☆16Updated this week
- Freecores website☆19Updated 8 years ago
- sample VCD files☆36Updated last year
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 5 years ago
- ☆16Updated 4 years ago
- GUI editor for hardware description designs☆27Updated last year
- FuseSoc Verification Automation☆22Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated 11 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆31Updated 7 months ago
- Generate symbols from HDL components/modules☆20Updated 2 years ago