wavedrom / verilog
wavedrom to verilog converter
☆16Updated 3 years ago
Alternatives and similar repositories for verilog:
Users that are interested in verilog are comparing it to the libraries listed below
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 6 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Simulation VCD waveform viewer, using old Motif UI☆25Updated 2 years ago
- VHDL dependency analyzer☆23Updated 5 years ago
- Digital Circuit rendering engine☆39Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated last week
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- ☆17Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- datasheet generator☆28Updated last week
- FuseSoc Verification Automation☆22Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆32Updated 10 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- ulx3s ghdl examples☆14Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- ☆16Updated 2 years ago
- A collection of SPI related cores☆17Updated 5 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- ☆12Updated 3 years ago
- Extended and external tests for Verilator testing☆16Updated last week
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Simple framework for building PCIe-based solutions for Altera FPGAs☆47Updated 5 years ago