wavedrom to verilog converter
☆17Sep 14, 2021Updated 4 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- GCC port rewrite for OpenRISC☆13May 28, 2025Updated last year
- An OpenAL debugging tool.☆10Aug 31, 2021Updated 4 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- Web-based HDL diagramming tool☆85May 1, 2023Updated 3 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- Bulk rename files with your favourite editor☆15Nov 12, 2025Updated 8 months ago
- Digital Circuit rendering engine☆40Jul 9, 2026Updated 2 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 weeks ago
- TWINT Flask-Celery Server. Optimized tweets scraping☆12Jun 2, 2019Updated 7 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Controls for a Rotary Stewart Platform hobby servos☆16Sep 29, 2013Updated 12 years ago
- Object-oriented extension to the CMake language.☆15Jun 18, 2025Updated last year
- ☆26Sep 27, 2018Updated 7 years ago
- LiteX Accelerator Block for GNU Radio☆23Feb 6, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verdi like, verilog code signal trace and show hierarchy script☆18Oct 16, 2019Updated 6 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- [ICLR 2024]: Is Self-Repair a Silver Bullet for Code Generation?☆15May 2, 2024Updated 2 years ago
- simple command-line interface for MQ Sabvoton BLDC controller using ModBus-Master library☆12May 17, 2020Updated 6 years ago
- A collection of Python modules, supporting the DASH7 Alliance Protocol in general, and Sub-IoT in particular.☆14Dec 20, 2023Updated 2 years ago
- Generates API documentation for CMake functions and macros☆15Jan 23, 2026Updated 6 months ago