Web-based HDL diagramming tool
☆83May 1, 2023Updated 2 years ago
Alternatives and similar repositories for hdelk
Users that are interested in hdelk are comparing it to the libraries listed below
Sorting:
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- HTML & Js based VCD viewer☆71Feb 16, 2026Updated 2 weeks ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 6 months ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- sample VCD files☆43Feb 13, 2026Updated 2 weeks ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- draws an SVG schematic from a JSON netlist☆765Jan 25, 2024Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆33Nov 6, 2024Updated last year
- WAL enables programmable waveform analysis.☆164Nov 10, 2025Updated 3 months ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆17Feb 18, 2026Updated last week
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Fixed point package for Python.☆36Apr 28, 2023Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Unit testing for cocotb☆166Dec 6, 2025Updated 2 months ago