Web-based HDL diagramming tool
☆87May 1, 2023Updated 3 years ago
Alternatives and similar repositories for hdelk
Users that are interested in hdelk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- D3.js and ELK based schematic visualizer☆123May 13, 2026Updated 5 months ago
- Cross EDA Abstraction and Automation☆45Updated this week
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Generate verilog register file from systemRDL description☆14Feb 9, 2024Updated 2 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Sticky sticky PCI☆10Oct 25, 2018Updated 8 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- Fixed point package for Python.☆37Apr 28, 2023Updated 3 years ago
- sample VCD files☆43Oct 13, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- WaveDrom compatible python command line☆118Jun 2, 2023Updated 3 years ago
- cocotb code library☆13Dec 28, 2020Updated 5 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 4 months ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆265Oct 6, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AXI support for Migen/MiSoC☆28Oct 1, 2026Updated 3 weeks ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- HTML & Js based VCD viewer☆84Feb 16, 2026Updated 8 months ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 5 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- Digital Circuit rendering engine☆40Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- Python package for writing Value Change Dump (VCD) files.☆136Oct 19, 2026Updated last week
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year