davidthings / hdelk
Web-based HDL diagramming tool
☆73Updated last year
Related projects ⓘ
Alternatives and complementary repositories for hdelk
- 🔍 Zoomable Waveform viewer for the Web☆42Updated 4 years ago
- D3.js based wave (signal) visualizer☆59Updated 10 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆41Updated 2 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆55Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆46Updated this week
- 👾 Design ∪ Hardware☆72Updated 2 weeks ago
- WaveDrom compatible python command line☆97Updated last year
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆70Updated 5 years ago
- CLI for WaveDrom☆61Updated 8 months ago
- ☆76Updated 8 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆47Updated 2 months ago
- Python script to transform a VCD file to wavedrom format☆74Updated 2 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆53Updated 4 months ago
- D3.js and ELK based schematic visualizer☆94Updated 8 months ago
- Digital Circuit rendering engine☆35Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆35Updated last year
- Building and deploying container images for open source electronic design automation (EDA)☆107Updated last month
- Announcements related to Verilator☆38Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated last month
- ☆30Updated last year
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆33Updated 2 weeks ago
- An abstract language model of VHDL written in Python.☆50Updated this week
- Drawio => VHDL and Verilog☆51Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆47Updated this week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆64Updated 2 months ago
- Export netlists from Yosys to DigitalJS☆44Updated 10 months ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆30Updated 5 years ago
- WAL enables programmable waveform analysis.☆138Updated 3 weeks ago
- FuseSoC standard core library☆115Updated last month