libresilicon/coriolis external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

libresilicon/coriolis

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/libresilicon/coriolis)

Close

libresilicon / coriolisView on GitHubMore

• External links
• Readme badge

autorouter forked from https://www-soc.lip6.fr/git/coriolis.git

☆15May 21, 2018Updated 7 years ago

Alternatives and similar repositories for coriolis

Users that are interested in coriolis are comparing it to the libraries listed below

• libresilicon / qtflow

  View on GitHub
  Free open source EDA tools
  ☆66Oct 1, 2019Updated 6 years ago
• xobs / coriolis

  View on GitHub
  An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.
  ☆10Aug 31, 2018Updated 7 years ago
• libresilicon / magic-8.2

  View on GitHub
  Magic VLSI Layout Tool
  ☆21Oct 10, 2019Updated 6 years ago
• bluecheetah / cbag

  View on GitHub
  A C++ VLSI circuit schematic and layout database library
  ☆15Jul 1, 2024Updated last year
• chipforge / PearlRiver

  View on GitHub
  1st Testwafer for LibreSilicon
  ☆15May 24, 2019Updated 6 years ago
• henjo / pyoa

  View on GitHub
  Donald Amundson's Python interface to OpenAccess IC design data API
  ☆18Apr 23, 2010Updated 15 years ago
• OpenCAPI / omi_device_ice

  View on GitHub
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆20Jan 5, 2023Updated 3 years ago
• lip6 / alliance-check-toolkit

  View on GitHub
  Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)
  ☆15Jan 5, 2026Updated 2 months ago
• foshardware / lsc

  View on GitHub
  Libre Silicon Compiler
  ☆22Apr 13, 2021Updated 4 years ago
• EDAPack / edapack

  View on GitHub
  Provides a packaged collection of open source EDA tools
  ☆12Apr 14, 2019Updated 6 years ago
• leviathanch / libresiliconprocess

  View on GitHub
  ☆30Aug 19, 2019Updated 6 years ago
• ieee-ceda-datc / datc-rdf-calibrations

  View on GitHub
  ☆19Oct 28, 2024Updated last year
• ucb-art / craft2-chip

  View on GitHub
  Craft 2 top-level repository
  ☆14May 15, 2019Updated 6 years ago
• EDDRSoftware / oaFileParser

  View on GitHub
  This library is a low level parser for the OpenAccess file format.
  ☆16Jun 24, 2017Updated 8 years ago
• libresilicon / process

  View on GitHub
  ☆91Aug 17, 2019Updated 6 years ago
• The-OpenROAD-Project / OpenROAD-Cloud

  View on GitHub
  The source code that empowers OpenROAD Cloud
  ☆12Jun 29, 2020Updated 5 years ago
• t-crest / reconfig

  View on GitHub
  Hardware and script files related to dynamic partial reconfiguration
  ☆11Mar 16, 2018Updated 8 years ago
• rubund / graywolf

  View on GitHub
  ☆114Feb 2, 2021Updated 5 years ago
• libresilicon / PearlRiver

  View on GitHub
  1st Testwafer for LibreSilicon
  ☆28Aug 2, 2019Updated 6 years ago
• drom / sta

  View on GitHub
  🕒 Static Timing Analysis diagram renderer
  ☆13Dec 13, 2023Updated 2 years ago
• max6cn / verilogplugin

  View on GitHub
  Verilog Plugin for Intellij IDEA
  ☆10Oct 22, 2020Updated 5 years ago
• HardwareIR / netlistDB

  View on GitHub
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Mar 17, 2021Updated 5 years ago
• verilog-to-routing / tatum

  View on GitHub
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62May 28, 2024Updated last year
• thoughtpolice / yosys-bluespec

  View on GitHub
  Yosys plugin for synthesis of Bluespec code
  ☆15Sep 8, 2021Updated 4 years ago
• paripath / cdf

  View on GitHub
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆13Feb 13, 2020Updated 6 years ago
• idea-fasoc / fasoc

  View on GitHub
  ☆57Sep 30, 2023Updated 2 years ago
• rbkettlewell / trollstigen-fpga

  View on GitHub
  Open source fpga project leveraging vtr CAD flow.
  ☆26Mar 4, 2023Updated 3 years ago
• drom / icedrom

  View on GitHub
  FPGA config visualized. demo:
  ☆20Mar 17, 2020Updated 6 years ago
• emeb / up5k_riscv

  View on GitHub
  There are many RISC V projects on iCE40. This one is mine.
  ☆15Jun 25, 2020Updated 5 years ago
• masc-ucsc / fluid

  View on GitHub
  Fluid Pipelines
  ☆11May 4, 2018Updated 7 years ago
• edaplayground / epwave

  View on GitHub
  EPWave -- The Free Interactive Browser-Based Wave Viewer
  ☆14Apr 1, 2015Updated 10 years ago
• lnis-uofu / TIGFET-10nm-PDK

  View on GitHub
  An open source PDK using TIGFET 10nm devices.
  ☆56Dec 19, 2022Updated 3 years ago
• EDAAC / EDAAC

  View on GitHub
  EDA Analytics Central
  ☆17Dec 8, 2022Updated 3 years ago
• whitequark / icefloorplan

  View on GitHub
  iCE40 floorplan viewer
  ☆24Jun 23, 2018Updated 7 years ago
• chipforge / StdCellLib

  View on GitHub
  Copyleftist's Standard Cell Library
  ☆101May 2, 2024Updated last year
• rsnikhil / Bluespec_BSV_Formal_Semantics

  View on GitHub
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Jul 17, 2016Updated 9 years ago
• d-m-bailey / cvc

  View on GitHub
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆34Dec 25, 2025Updated 2 months ago
• StanfordAHA / lassen

  View on GitHub
  The PE for the second generation CGRA (garnet).
  ☆18Feb 22, 2026Updated last month
• higuoxing / node-ngspice

  View on GitHub
  A frontend for NgSpice. (Archived and no longer maintained)
  ☆25Mar 12, 2019Updated 7 years ago