LLVM based HLS library for HWToolkit (hardware devel. toolkit)
☆29Oct 30, 2026Updated this week
Alternatives and similar repositories for hwtHls
Users that are interested in hwtHls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The PE for the second generation CGRA (garnet).☆18Oct 27, 2026Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆48Mar 11, 2024Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 3 years ago
- A simple digital logic simulator☆13Jan 22, 2019Updated 7 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆11May 13, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated 2 months ago
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- hardware library for hwt (= ipcore repo)☆45Oct 17, 2026Updated 2 weeks ago
- Workspace Integration Tool☆23Nov 6, 2020Updated 5 years ago
- A tool to convert Verilog RTL file generated from Xilinx Vivado HLS to an equivalent C Code.☆12Jun 16, 2021Updated 5 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- ILA Model Database☆26Sep 27, 2020Updated 6 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verification Utilities for MyHDL☆17Oct 26, 2023Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆46Jan 10, 2025Updated last year
- Verilog parsing and generator crate.☆22Apr 16, 2020Updated 6 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆135Updated this week
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Text Editor SAN 2.x for Korean on DOS, OS/2.☆10Mar 3, 2019Updated 7 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆16May 7, 2022Updated 4 years ago
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 3 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- Music game chart format (.ksh/.kson) specifications for K-Shoot MANIA☆11Aug 2, 2026Updated 3 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated last month