XedaHQ / xedaLinks
Cross EDA Abstraction and Automation
☆40Updated last month
Alternatives and similar repositories for xeda
Users that are interested in xeda are comparing it to the libraries listed below
Sorting:
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- SystemVerilog FSM generator☆32Updated last year
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Updated 4 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Updated last month
- UART cocotb module☆11Updated 4 years ago
- Provides automation scripts for building BFMs☆16Updated 8 months ago
- IP-core package generator for AXI4/Avalon☆22Updated 7 years ago
- ☆31Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 7 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆30Updated last year
- A library and command-line tool for querying a Verilog netlist.☆29Updated 3 years ago
- Python library for operations with VCD and other digital wave files☆53Updated last month
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆43Updated last month
- Extended and external tests for Verilator testing☆17Updated 2 weeks ago
- ☆33Updated 11 months ago
- ☆20Updated 4 years ago
- Characterizer☆30Updated last month
- An open source PDK using TIGFET 10nm devices.☆53Updated 3 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- Python/Simulator integration using procedure calls☆10Updated 5 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Updated 9 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- A configurable SRAM generator☆56Updated 4 months ago
- ☆13Updated 3 years ago