XedaHQ / xedaLinks
Cross EDA Abstraction and Automation
☆40Updated 2 weeks ago
Alternatives and similar repositories for xeda
Users that are interested in xeda are comparing it to the libraries listed below
Sorting:
- SystemVerilog FSM generator☆32Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆25Updated 4 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- ☆31Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- ☆20Updated 3 years ago
- Provides automation scripts for building BFMs☆16Updated 6 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- UART cocotb module☆11Updated 4 years ago
- Extended and external tests for Verilator testing☆16Updated last month
- ☆32Updated 9 months ago
- Python library for operations with VCD and other digital wave files☆53Updated 4 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- Python/Simulator integration using procedure calls☆10Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- A header only C++11 library for functional coverage☆36Updated 3 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- CMake based hardware build system☆31Updated this week