vlotnik / uvm_modemLinks
UVM components for DSP tasks (MODulation/DEModulation)
☆14Updated 3 years ago
Alternatives and similar repositories for uvm_modem
Users that are interested in uvm_modem are comparing it to the libraries listed below
Sorting:
- ☆14Updated 3 weeks ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆12Updated 10 years ago
- Advanced Debug Interface☆14Updated 9 months ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 5 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Updated 3 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆14Updated 2 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- SystemVerilog Logger☆18Updated 3 weeks ago
- ☆30Updated last month
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- UVM Python Verification Agents Library☆15Updated 4 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆20Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- FPU Generator☆20Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆24Updated this week
- ☆13Updated 8 months ago
- ☆19Updated 2 weeks ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Updated 5 years ago
- ☆13Updated 2 years ago
- APB Logic☆20Updated 3 weeks ago
- ☆13Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 8 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- APB UVC ported to Verilator☆11Updated last year
- ☆15Updated 6 years ago