vlotnik / uvm_modemLinks
UVM components for DSP tasks (MODulation/DEModulation)
☆14Updated 3 years ago
Alternatives and similar repositories for uvm_modem
Users that are interested in uvm_modem are comparing it to the libraries listed below
Sorting:
- ☆14Updated last week
- ☆29Updated last week
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- ☆10Updated last year
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Updated 3 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆14Updated last month
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- Provides automation scripts for building BFMs☆16Updated 5 months ago
- SystemVerilog Logger☆18Updated last week
- ☆15Updated 6 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- ☆13Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated last week
- ☆13Updated 7 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 9 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Updated last year
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆12Updated 10 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆17Updated 2 years ago
- ☆19Updated last month
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Advanced Debug Interface☆15Updated 8 months ago
- FPU Generator☆20Updated 4 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 4 months ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- APB Logic☆19Updated last month
- Python/Simulator integration using procedure calls☆10Updated 5 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Updated 7 years ago
- Open-Source Framework for Co-Emulation☆12Updated 4 years ago