vlotnik / uvm_modemLinks
UVM components for DSP tasks (MODulation/DEModulation)
☆14Updated 3 years ago
Alternatives and similar repositories for uvm_modem
Users that are interested in uvm_modem are comparing it to the libraries listed below
Sorting:
- SystemVerilog RTL and UVM RAL model generators for RgGen☆14Updated this week
- UVM Python Verification Agents Library☆14Updated 4 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆12Updated 10 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆10Updated 2 years ago
- APB Logic☆18Updated 5 months ago
- SystemVerilog Logger☆17Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- ☆29Updated last month
- Python/Simulator integration using procedure calls☆10Updated 5 years ago
- ☆12Updated 2 weeks ago
- ☆10Updated last year
- Common SystemVerilog RTL modules for RgGen☆13Updated this week
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- SystemVerilog Linter based on pyslang☆30Updated last month
- ☆14Updated this week
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆15Updated 6 years ago
- MathLib DAC 2023 version☆12Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- ☆12Updated 2 years ago
- Open-Source Framework for Co-Emulation☆12Updated 4 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Updated last year
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated last week
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Updated 4 years ago
- APB UVC ported to Verilator☆11Updated last year