vlotnik / uvm_modemLinks
UVM components for DSP tasks (MODulation/DEModulation)
☆14Updated 3 years ago
Alternatives and similar repositories for uvm_modem
Users that are interested in uvm_modem are comparing it to the libraries listed below
Sorting:
- ☆10Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- ☆15Updated 6 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆12Updated 10 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Updated last year
- Python/Simulator integration using procedure calls☆10Updated 5 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆14Updated 3 weeks ago
- ☆14Updated 3 weeks ago
- APB Logic☆18Updated 6 months ago
- UVM Python Verification Agents Library☆14Updated 4 years ago
- Provides automation scripts for building BFMs☆16Updated 2 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆10Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated last month
- ☆30Updated 2 months ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Updated 4 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Contains source code for sin/cos table verification using UVM☆20Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- SystemVerilog Logger☆18Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- SystemVerilog FSM generator☆32Updated last year
- ☆13Updated 2 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆24Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated 3 weeks ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago
- ☆12Updated this week
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago
- YosysHQ SVA AXI Properties☆40Updated 2 years ago