kaushalmodi / nim-systemverilog-dpicLinks
Using Nim to interface with SystemVerilog test benches via DPI-C
☆31Updated 2 months ago
Alternatives and similar repositories for nim-systemverilog-dpic
Users that are interested in nim-systemverilog-dpic are comparing it to the libraries listed below
Sorting:
- hardware library for hwt (= ipcore repo)☆41Updated last week
- SVA examples and demonstration☆16Updated 4 years ago
- Provides automation scripts for building BFMs☆16Updated 3 months ago
- SystemVerilog Logger☆18Updated 2 years ago
- Simple UVM testbench development using the uvmtb_template files☆11Updated 6 months ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆36Updated last year
- Sphinx Extension which generates various types of diagrams from Verilog code.☆61Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Python interface for cross-calling with HDL☆34Updated last month
- SystemVerilog grammar for tree-sitter☆104Updated 8 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆54Updated last month
- Embedded UVM (D Language port of IEEE UVM 1.0)☆32Updated last month
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆106Updated 4 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆19Updated 2 months ago
- An example Python-based MDV testbench for apbi2c core☆30Updated 11 months ago
- Python/Simulator integration using procedure calls☆10Updated 5 years ago
- Import and export IP-XACT XML register models☆35Updated last month
- UVM Python Verification Agents Library☆14Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Updated last month
- Running Python code in SystemVerilog☆70Updated last month
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Updated 9 months ago
- ideas and eda software for vlsi design☆50Updated this week
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 3 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆18Updated 4 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- Simple parser for extracting VHDL documentation☆71Updated last year