Simple parser for extracting VHDL documentation
☆74Jul 12, 2024Updated last year
Alternatives and similar repositories for hdlparse
Users that are interested in hdlparse are comparing it to the libraries listed below
Sorting:
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆23Mar 1, 2024Updated 2 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- Protocol decode and synthesis library☆69Feb 7, 2019Updated 7 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Style guide enforcement for VHDL☆234Feb 5, 2026Updated 3 weeks ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- ☆25Apr 4, 2025Updated 11 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Verilog modules for software-defined radio.☆19Dec 31, 2012Updated 13 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 7 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆773Jun 15, 2024Updated last year
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Open PicoBlaze Assembler☆62Oct 29, 2023Updated 2 years ago
- Unit testing for cocotb☆166Dec 6, 2025Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- A Tcl-Library for scripted HDL generation☆17Apr 30, 2024Updated last year
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- VHDL plugin for RgGen☆15Jan 7, 2026Updated last month
- HW Design: A Functional Approach☆146Jun 26, 2023Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago