Simple parser for extracting VHDL documentation
☆75Jul 12, 2024Updated 2 years ago
Alternatives and similar repositories for hdlparse
Users that are interested in hdlparse are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆25Mar 1, 2024Updated 2 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- SystemVerilog & Verilog Module I/O parser and printer☆26Aug 20, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Protocol decode and synthesis library☆71Feb 7, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Style guide enforcement for VHDL☆254Sep 6, 2026Updated 2 weeks ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 10 months ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆801Jun 15, 2024Updated 2 years ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open PicoBlaze Assembler☆65Oct 29, 2023Updated 2 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆80Mar 6, 2019Updated 7 years ago
- Repurposing existing HDL tools to help writing better code☆227Jun 21, 2026Updated 3 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆37Dec 24, 2020Updated 5 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,515Updated this week
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- ☆28Mar 17, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Unit testing for cocotb☆174Apr 18, 2026Updated 5 months ago
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated 2 months ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,147Updated this week
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- An abstraction library for interfacing EDA tools☆796Sep 15, 2026Updated last week