robotman2412 / boa-risc-vView external linksLinks
My second attempt at a RISC-V CPU with learnings form my previous attempt.
☆10Apr 29, 2024Updated last year
Alternatives and similar repositories for boa-risc-v
Users that are interested in boa-risc-v are comparing it to the libraries listed below
Sorting:
- ☆10Sep 26, 2024Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- 无需配置特定环境，在 Docker 容器环境中编译 linux-2.6.26，并在宿主机的 qemu 中运行☆13Jul 16, 2024Updated last year
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- Introduction to homotopy type theory (reading course), LP2 2023, offered via DAT235/DIT577: Research-oriented course in Computer Science …☆14Apr 17, 2024Updated last year
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- Tracker for books I've read. Looking for suggestion and inspirational for others. :)☆11Updated this week
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Feb 9, 2026Updated last week
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Aug 6, 2019Updated 6 years ago
- ☆16Mar 18, 2025Updated 10 months ago
- 重庆大学计算机组成原理、硬件综合设计实验材料。☆17Jan 11, 2023Updated 3 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- QuardStar Tutorial is all you need !☆17Sep 11, 2024Updated last year
- NUDT 高级计算机网络实验：基于UDP的可靠传输☆18Jan 8, 2024Updated 2 years ago
- Compiler development environment.☆21Nov 15, 2025Updated 3 months ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated last month
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago
- A user-level tool for extracting SSD internal properties☆20Apr 8, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- Common scripts to build BiscuitOS☆19Nov 10, 2024Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated 2 weeks ago
- ☆29Jan 26, 2021Updated 5 years ago
- ☆22Nov 3, 2025Updated 3 months ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- An example of an eBPF program hooking into the kill tracepoint☆22May 26, 2023Updated 2 years ago
- The MiniDecaf test cases.☆18May 15, 2025Updated 9 months ago
- Tracing JIT compiler and runtime for a subset of the JVM☆26Jan 1, 2024Updated 2 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- PDF files of my articles on NSA BIOS backdoor☆24Nov 29, 2017Updated 8 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- Paper trail for the www.lsd.ufcg.edu.br reading group on systems☆23Apr 16, 2024Updated last year
- A comprehensive application for administrators to manage loan applications, track statuses, and facilitate approvals, featuring an intuit…☆27Jan 23, 2026Updated 3 weeks ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Dec 4, 2024Updated last year
- The Missing Bootstrap 5 Guide, published by Packt☆28Jan 18, 2023Updated 3 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- Practical fuzzing tutorials and training☆31Jul 15, 2024Updated last year
- Documentation☆40Feb 9, 2026Updated last week