An introductory guide to Bluespec (BSV)
☆69May 4, 2019Updated 7 years ago
Alternatives and similar repositories for BluespecIntroGuide
Users that are interested in BluespecIntroGuide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Main page☆132Jul 13, 2026Updated 3 months ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆80Nov 24, 2022Updated 3 years ago
- Bluespec BSV HLHDL tutorial☆117Mar 29, 2016Updated 10 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Oct 16, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆109Jul 3, 2026Updated 3 months ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 8 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- Bluespec Compiler (BSC)☆1,149Updated this week
- RISC-V BSV Specification☆24Apr 28, 2026Updated 6 months ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- Bluespec SystemVerilog extension for VS Code☆12Feb 6, 2024Updated 2 years ago
- Main page☆35Feb 12, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- BSC Development Workstation (BDW)☆34Oct 16, 2026Updated 2 weeks ago
- A collection of common Bluespec interfaces/modules.☆104Apr 19, 2024Updated 2 years ago
- Linux development repository for socfpga☆17May 27, 2026Updated 5 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆384Oct 19, 2023Updated 3 years ago
- Application Mapping Framework for spatially mapping CGRAs using Genetic Algorithm☆11May 3, 2024Updated 2 years ago
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆12Sep 23, 2023Updated 3 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- Miscellaneous components for bluespec☆12Nov 18, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Network Contention-Aware Cluster Scheduling with Reinforcement Learning (IEEE ICPADS'23)☆19Jul 8, 2025Updated last year
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆19Oct 11, 2026Updated 3 weeks ago
- Cross EDA Abstraction and Automation☆45Updated this week
- A high-throughput, parameterized, parallel crc hardware implementation.☆12Jun 2, 2024Updated 2 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆38Feb 26, 2026Updated 8 months ago
- Development Package for the Hardware API for Lightweight Cryptography☆18Mar 27, 2025Updated last year
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 9 years ago
- ☆13May 12, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 2 months ago
- The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…☆31Apr 23, 2025Updated last year
- This is a library for Arduino to see memory usage during a program execution.☆23Oct 15, 2021Updated 5 years ago
- An open-source custom cache generator.☆39Mar 14, 2024Updated 2 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 6 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆68Sep 24, 2021Updated 5 years ago