bluespec / AWSteria_InfraView external linksLinks
"Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)
☆19Sep 26, 2024Updated last year
Alternatives and similar repositories for AWSteria_Infra
Users that are interested in AWSteria_Infra are comparing it to the libraries listed below
Sorting:
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- ☆11Jan 2, 2026Updated last month
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 10 months ago
- ☆18Jan 15, 2026Updated 3 weeks ago
- understanding of cocotb （In Chinese Only）☆20Jun 10, 2025Updated 8 months ago
- Extremely Simple Microbenchmarks☆19Jun 27, 2023Updated 2 years ago
- Sources of the Xyna Factory Server, Xyna runtime applications (like GuiHttp or gitintegration), and installation scripts.☆17Updated this week
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Apr 3, 2023Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Mar 22, 2022Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Jan 10, 2026Updated last month
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- ☆10Dec 27, 2020Updated 5 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- DbUnit fork supporting modern PHPUnit versions☆12Jan 8, 2026Updated last month
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Updated this week
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- ☆11Feb 5, 2017Updated 9 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- Convert REWE eBons (receipts) from PDF to JSON and CSV tables☆17Nov 22, 2025Updated 2 months ago
- A collection of common Bluespec interfaces/modules.☆103Apr 19, 2024Updated last year
- Connectal is a framework for software-driven hardware development.☆176Oct 16, 2023Updated 2 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 8 months ago
- 我的小窝, 装修全纪录☆11Apr 19, 2021Updated 4 years ago
- ☆11Jul 20, 2018Updated 7 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- Another (simplified) reimplementation of financial contract combinator library. Refer to "How to write a financial contract" by S.L. Peyt…☆11Jul 1, 2019Updated 6 years ago
- An introductory course on 5G standards which aims to provide hand-on knowledge on 5G system design and 5G-NR 3GPP standards using 5G Tool…☆21May 12, 2024Updated last year
- A c project for EDIF format parse.☆14May 10, 2016Updated 9 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆15Feb 6, 2025Updated last year
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- 用所有主流语言写一个小说爬虫☆10May 11, 2022Updated 3 years ago
- Self implementation of course projects for Computer Architecture 2022 Spring☆11Sep 17, 2022Updated 3 years ago