bluespec / AWSteria_InfraLinks
"Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)
☆18Updated last year
Alternatives and similar repositories for AWSteria_Infra
Users that are interested in AWSteria_Infra are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Useful utilities for BAR projects☆32Updated last year
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 5 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- Mutation Cover with Yosys (MCY)☆88Updated 2 weeks ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated last week
- Hardware generator debugger☆76Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 3 weeks ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Updated 6 months ago
- ☆20Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆26Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A configurable SRAM generator☆56Updated 2 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- ☆12Updated 4 years ago
- Equivalence checking with Yosys☆51Updated 3 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- Miscellaneous components for bluespec☆11Updated 11 months ago
- Various examples for Chisel HDL☆29Updated 3 years ago
- ☆16Updated this week
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 10 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago