"Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)
☆19Sep 26, 2024Updated last year
Alternatives and similar repositories for AWSteria_Infra
Users that are interested in AWSteria_Infra are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Jan 2, 2026Updated 6 months ago
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- 🧮 Polynomial Calculator☆12Jan 3, 2023Updated 3 years ago
- Extremely Simple Microbenchmarks☆19Jun 27, 2023Updated 3 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- ☆11May 30, 2024Updated 2 years ago
- Gaia DR3 has 6.6M quasar candidates! We construct a new quasar catalog for cosmology with them.☆10May 31, 2026Updated last month
- RISC-V Summit China 2023☆40Sep 27, 2023Updated 2 years ago
- Machine-checked Agda formalization for the ILC project☆15Apr 6, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Patricia Tree data structure in OCaml for maps and sets, supports generic (GADT) keys☆18Updated this week
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated 2 months ago
- ☆14May 15, 2023Updated 3 years ago
- FITS to Azimuth/Elevation using Astrometry.net--calibrate and plate scale images☆12Feb 6, 2024Updated 2 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- ☆19Aug 7, 2023Updated 2 years ago
- Research paper list for host networking: in a system view☆10Jan 2, 2025Updated last year
- An introductory course on 5G standards which aims to provide hand-on knowledge on 5G system design and 5G-NR 3GPP standards using 5G Tool…☆23May 12, 2024Updated 2 years ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆15Apr 6, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A minimal esolang based on lambda calculus☆16Jan 13, 2021Updated 5 years ago
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆18Aug 6, 2025Updated 10 months ago
- ☆11Jul 20, 2018Updated 7 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆339Jan 23, 2022Updated 4 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆18Updated this week
- Coq development accompanying the paper "Efficient Extensional Binary Tries"☆22Apr 17, 2024Updated 2 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆83Mar 22, 2022Updated 4 years ago
- This is a clone of an SVN repository at http://svn.code.sf.net/p/edif2kicad/code. It had been cloned by http://svn2github.com/ , but the …☆12Jun 7, 2016Updated 10 years ago
- DbUnit fork supporting modern PHPUnit versions☆12Jan 8, 2026Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A simple package to format Backus-Naur form☆17May 24, 2026Updated last month
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- Implementation of hMETIS☆12Aug 2, 2022Updated 3 years ago
- A Python 3 C++ extension to simplify development using USRP software-defined radios.☆12Mar 16, 2026Updated 3 months ago
- Sources of the Xyna Factory Server, Xyna runtime applications (like GuiHttp or gitintegration), and installation scripts.☆20Jun 26, 2026Updated last week
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 2 months ago
- This repository contains sample code integrating Renode with Verilator☆26May 27, 2025Updated last year