bluespec / AWSteria_InfraLinks
"Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)
☆19Updated last year
Alternatives and similar repositories for AWSteria_Infra
Users that are interested in AWSteria_Infra are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Chisel Cheatsheet☆34Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- ☆12Updated 4 years ago
- Hardware generator debugger☆77Updated last year
- ☆20Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- Useful utilities for BAR projects☆32Updated last year
- Chisel components for FPGA projects☆127Updated 2 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- A prototype GUI for chisel-development☆51Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- A configurable SRAM generator☆57Updated 3 months ago
- ☆41Updated 5 months ago
- The Task Parallel System Composer (TaPaSCo)☆113Updated 2 weeks ago
- Mutation Cover with Yosys (MCY)☆88Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆53Updated last year
- Intel Compiler for SystemC☆26Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆150Updated 3 weeks ago
- Miscellaneous components for bluespec☆11Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated last month
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 10 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated 2 months ago