"Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)
☆19Sep 26, 2024Updated last year
Alternatives and similar repositories for AWSteria_Infra
Users that are interested in AWSteria_Infra are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Jan 2, 2026Updated 4 months ago
- A Bluespec SystemVerilog library of miscellaneous components☆18May 19, 2026Updated last week
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated 11 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 9 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- ☆18Jan 15, 2026Updated 4 months ago
- Extremely Simple Microbenchmarks☆19Jun 27, 2023Updated 2 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- ☆11May 30, 2024Updated last year
- Gaia DR3 has 6.6M quasar candidates! We construct a new quasar catalog for cosmology with them.☆10May 19, 2026Updated last week
- RISC-V Summit China 2023☆40Sep 27, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Machine-checked Agda formalization for the ILC project☆15Apr 6, 2018Updated 8 years ago
- Patricia Tree data structure in OCaml for maps and sets, supports generic (GADT) keys☆18Apr 15, 2026Updated last month
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated 3 weeks ago
- ☆14May 15, 2023Updated 3 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- ☆17Aug 7, 2023Updated 2 years ago
- p4 controller in Rust☆12Feb 22, 2021Updated 5 years ago
- Extension to operate Matlab in VS Code☆10Sep 15, 2022Updated 3 years ago
- A minimal esolang based on lambda calculus☆16Jan 13, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆18Aug 6, 2025Updated 9 months ago
- ☆11Jul 20, 2018Updated 7 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆17Apr 26, 2026Updated last month
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆12May 6, 2026Updated 3 weeks ago
- Coq development accompanying the paper "Efficient Extensional Binary Tries"☆21Apr 17, 2024Updated 2 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆83Mar 22, 2022Updated 4 years ago
- DbUnit fork supporting modern PHPUnit versions☆12Jan 8, 2026Updated 4 months ago
- A simple package to format Backus-Naur form☆17May 14, 2026Updated last week
- A Python 3 C++ extension to simplify development using USRP software-defined radios.☆12Mar 16, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Sources of the Xyna Factory Server, Xyna runtime applications (like GuiHttp or gitintegration), and installation scripts.☆20Updated this week
- ☆21Jan 31, 2026Updated 3 months ago
- An ANSI Common Lisp compiler using LLVM.☆12Sep 5, 2021Updated 4 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆21Aug 1, 2015Updated 10 years ago
- A collection of common Bluespec interfaces/modules.☆103Apr 19, 2024Updated 2 years ago
- Source code of "PathEnum: Towards Real-Time Hop-Constrained s-t Path Enumeration", published in SIGMOD'2021 - By Shixuan Sun, Yuhang Chen…☆17Mar 23, 2021Updated 5 years ago