"Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)
☆19Sep 26, 2024Updated last year
Alternatives and similar repositories for AWSteria_Infra
Users that are interested in AWSteria_Infra are comparing it to the libraries listed below
Sorting:
- ☆11Jan 2, 2026Updated 2 months ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 10 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- ☆18Jan 15, 2026Updated last month
- understanding of cocotb （In Chinese Only）☆21Jun 10, 2025Updated 8 months ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Extremely Simple Microbenchmarks☆19Jun 27, 2023Updated 2 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Apr 3, 2023Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Mar 22, 2022Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated 2 weeks ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- DbUnit fork supporting modern PHPUnit versions☆12Jan 8, 2026Updated last month
- ☆10Dec 27, 2020Updated 5 years ago
- ☆11Feb 5, 2017Updated 9 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 3 weeks ago
- Convert REWE eBons (receipts) from PDF to JSON and CSV tables☆18Nov 22, 2025Updated 3 months ago
- A collection of common Bluespec interfaces/modules.☆103Apr 19, 2024Updated last year
- Connectal is a framework for software-driven hardware development.☆177Oct 16, 2023Updated 2 years ago
- CSI to FDP link serializer board based on the Texas instruments DS90UB953 up to 2.3MP/60fps. Power over coax implementation at 24V cable …☆11Oct 19, 2023Updated 2 years ago
- 我的小窝, 装修全纪录☆11Apr 19, 2021Updated 4 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- littleBits javascript extension for Scratch 2.0☆19Aug 14, 2015Updated 10 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- A Haskell DSL for Generating Dockerfiles☆10Apr 25, 2025Updated 10 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- ☆11Dec 9, 2022Updated 3 years ago
- Python bindings for controlling MPI probe stations☆10Feb 9, 2026Updated 3 weeks ago
- SystemVerilog file list pruner☆16Updated this week
- 用所有主流语言写一个小说爬虫☆10May 11, 2022Updated 3 years ago