CTSRD-CHERI / BlueStuffLinks
A Bluespec SystemVerilog library of miscellaneous components
☆17Updated 4 months ago
Alternatives and similar repositories for BlueStuff
Users that are interested in BlueStuff are comparing it to the libraries listed below
Sorting:
- RISC-V BSV Specification☆21Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago
- A generic test bench written in Bluespec☆54Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Mutation Cover with Yosys (MCY)☆86Updated 3 weeks ago
- BSC Development Workstation (BDW)☆30Updated 10 months ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆18Updated 11 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- A time-predictable processor for mixed-criticality systems☆59Updated 9 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Main page☆128Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆13Updated 8 years ago
- An implementation of RISC-V☆38Updated last week
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆111Updated 3 months ago
- ☆31Updated last year
- OpenRISC processor IP core based on Tomasulo algorithm☆32Updated 3 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- ☆56Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- The specification for the FIRRTL language☆63Updated 2 weeks ago
- ☆38Updated 3 years ago
- Yet Another RISC-V Implementation☆97Updated 11 months ago
- Consistency checker for memory subsystem traces☆23Updated 8 years ago
- Hardware generator debugger☆75Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆23Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago