A Bluespec SystemVerilog library of miscellaneous components
☆18Apr 14, 2025Updated 10 months ago
Alternatives and similar repositories for BlueStuff
Users that are interested in BlueStuff are comparing it to the libraries listed below
Sorting:
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- ☆11Jan 2, 2026Updated 2 months ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated 2 weeks ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated last month
- Synthesisable SIMT-style RISC-V GPGPU☆49Jul 7, 2025Updated 7 months ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- On going experiments with Clash☆22Oct 17, 2015Updated 10 years ago
- Connectal is a framework for software-driven hardware development.☆177Oct 16, 2023Updated 2 years ago
- Daily Generated Relative Strength Stocks Output☆12Updated this week
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Mar 22, 2022Updated 3 years ago
- Sources of the Xyna Factory Server, Xyna runtime applications (like GuiHttp or gitintegration), and installation scripts.☆18Updated this week
- ☆10Oct 11, 2022Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated 8 months ago
- DbUnit fork supporting modern PHPUnit versions☆12Jan 8, 2026Updated last month
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated last month
- Boost.org conversion module☆14Feb 25, 2026Updated last week
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- This NodeJS app joins Zwift with fitness machines running iFit® over Wi-Fi/Bluetooth.☆10Jun 24, 2022Updated 3 years ago
- Convert REWE eBons (receipts) from PDF to JSON and CSV tables☆18Nov 22, 2025Updated 3 months ago
- Boost.org logic module☆12Dec 10, 2025Updated 2 months ago
- A Haskell DSL for Generating Dockerfiles☆10Apr 25, 2025Updated 10 months ago
- Mac Extras for Qt☆12Oct 31, 2025Updated 4 months ago