CTSRD-CHERI / BlueStuff
A Bluespec SystemVerilog library of miscellaneous components
☆16Updated last month
Alternatives and similar repositories for BlueStuff
Users that are interested in BlueStuff are comparing it to the libraries listed below
Sorting:
- RISC-V BSV Specification☆20Updated 5 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆18Updated 7 months ago
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- Consistency checker for memory subsystem traces☆19Updated 8 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆13Updated 8 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆48Updated 8 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 7 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ☆36Updated 2 years ago
- A home for Genesis2 sources.☆41Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Advanced Debug Interface☆15Updated 3 months ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 2 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last week
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated this week
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago