A Bluespec SystemVerilog library of miscellaneous components
☆18Apr 14, 2025Updated 11 months ago
Alternatives and similar repositories for BlueStuff
Users that are interested in BlueStuff are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- ☆11Jan 2, 2026Updated 2 months ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated last month
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated last month
- Parser for ELF object format.☆11Dec 24, 2021Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆49Jul 7, 2025Updated 8 months ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- On going experiments with Clash☆22Oct 17, 2015Updated 10 years ago
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- A Java Library for Statistics, Data Analysis and Visualization.☆12Apr 1, 2023Updated 2 years ago
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago
- Derive your Attribute Parsers☆13May 1, 2023Updated 2 years ago
- ☆16Feb 7, 2026Updated last month
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 5 months ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 7 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Mar 22, 2022Updated 4 years ago
- Connectal is a framework for software-driven hardware development.☆178Oct 16, 2023Updated 2 years ago
- cbraid/braiding are C++ libraries for computations on braid groups☆11Jul 19, 2024Updated last year
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- general-cores☆21Jul 16, 2025Updated 8 months ago
- A multi-dimensional database navigator and editor☆19Jan 4, 2016Updated 10 years ago
- An implementation of GTK3 composite templates for PyGI☆18Apr 25, 2017Updated 8 years ago
- An introductory guide to Bluespec (BSV)☆67May 4, 2019Updated 6 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- Conversion of the CVS sources of the Sante Fe Institute Artificial Stock Market from http://artstkmkt.sourceforge.net/updates/☆14Feb 29, 2016Updated 10 years ago
- Common Lisp programmable version of LarKC/OpenCYC (And soon Prolog)☆17Apr 17, 2023Updated 2 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 7 months ago
- ☆11Jul 20, 2018Updated 7 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- Git mirror of tis100.vim☆15Jun 30, 2015Updated 10 years ago