Alternatives and similar repositories for hdl

Users that are interested in hdl are comparing it to the libraries listed below

• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,746Updated 3 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,797Updated 2 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆813Updated 3 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆835Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆810Updated 3 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆490Updated 3 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,359Updated last year
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆623Updated 3 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆581Updated 7 years ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,607Updated 3 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,303Updated last year
• Digilent / vivado-library
  ☆618Updated 11 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,308Updated this week
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆501Updated 2 years ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆924Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,013Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆568Updated 2 months ago
• Xilinx / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆1,048Updated 2 weeks ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,420Updated 4 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆353Updated last year
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆645Updated 2 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆359Updated 3 weeks ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆779Updated last month
• WangXuan95 / FPGA-USB-Device
  An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…
  ☆761Updated 6 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,524Updated 8 months ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆967Updated last week
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆294Updated last year
• open-sdr / openwifi-hw
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
  ☆766Updated last month
• Digilent / vivado-boards
  ☆444Updated 5 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,082Updated 3 weeks ago