Alternatives and similar repositories for hdl

Users that are interested in hdl are comparing it to the libraries listed below

• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,823Updated 7 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆849Updated last year
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,843Updated 2 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆831Updated 7 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,435Updated last year
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆835Updated 4 years ago
• Digilent / vivado-library
  ☆639Updated 2 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,706Updated 7 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆644Updated 7 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆506Updated 7 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,339Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,382Updated last week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆594Updated 7 years ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆699Updated 2 years ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆513Updated 2 years ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,002Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,102Updated last week
• open-sdr / openwifi-hw
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
  ☆793Updated 2 weeks ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆788Updated last week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,617Updated 2 months ago
• Xilinx / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆1,082Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆589Updated 5 months ago
• dtysky / FPGA-Imaging-Library
  An open source library for image processing on FPGA.
  ☆607Updated 10 years ago
• WangXuan95 / FPGA-USB-Device
  An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…
  ☆817Updated 10 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆593Updated 2 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆383Updated 3 weeks ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆674Updated 2 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆994Updated last month
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated this week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆516Updated 3 years ago