HDL libraries and projects
☆1,980Jul 24, 2026Updated this week
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆3,042Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,097Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,999Mar 12, 2026Updated 4 months ago
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- Verilog PCI express components☆1,628Apr 26, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Software drivers in C for systems without an operating system☆1,377Updated this week
- Linux kernel variant from Analog Devices; see README.md for details☆643Updated this week
- Various HDL (Verilog) IP Cores☆926Jul 1, 2021Updated 5 years ago
- Verilog AXI stream components for FPGA implementation☆906Feb 27, 2025Updated last year
- The RIFFA development repository☆880Jun 11, 2024Updated 2 years ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆881Sep 23, 2025Updated 10 months ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆93Sep 12, 2018Updated 7 years ago
- A huge VHDL library for FPGA and digital ASIC development☆476Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆691Dec 31, 2025Updated 6 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,405Jul 5, 2024Updated 2 years ago
- The official Linux kernel from Xilinx☆1,551Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,282Jun 27, 2024Updated 2 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆625Mar 15, 2018Updated 8 years ago
- cocotb: Python-based chip (RTL) verification☆2,455Updated this week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆477Jan 29, 2023Updated 3 years ago
- An Open-source FPGA IP Generator☆1,127Updated this week
- A small, light weight, RISC CPU soft core☆1,569Dec 8, 2025Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,718Jun 30, 2026Updated 3 weeks ago
- A cross platform library for interfacing with local and remote Linux IIO devices☆625Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,440Jul 2, 2026Updated 3 weeks ago
- PlutoSDR Firmware☆459Jun 30, 2026Updated 3 weeks ago
- A GTK+ based oscilloscope application for interfacing with various IIO devices☆340Updated this week
- Xilinx Tcl Store☆374Updated this week
- Build your hardware, easily!☆4,011Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated 11 months ago
- Hardware Description Languages☆1,163Jul 9, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,589May 12, 2026Updated 2 months ago
- Scala based HDL☆2,020Updated this week
- Small footprint and configurable PCIe core☆714Jul 14, 2026Updated last week
- Testbenches for HDL projects☆23Jul 10, 2026Updated 2 weeks ago
- Verilog I2C interface for FPGA implementation☆710Feb 27, 2025Updated last year
- Bus bridges and other odds and ends☆689Jun 2, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,125Mar 2, 2022Updated 4 years ago