Alternatives and similar repositories for hdl

Users that are interested in hdl are comparing it to the libraries listed below

• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,885Updated 4 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆854Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,877Updated 9 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆851Updated 4 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆843Updated 9 months ago
• Digilent / vivado-library
  ☆652Updated 4 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,472Updated last year
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,778Updated 9 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆602Updated 7 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆660Updated 9 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆515Updated 9 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,373Updated last year
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆522Updated 2 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,433Updated 2 weeks ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,167Updated last week
• Xilinx / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆1,109Updated 2 weeks ago
• open-sdr / openwifi-hw
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
  ☆813Updated 2 months ago
• Digilent / vivado-boards
  ☆474Updated 4 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,023Updated last week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆507Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆609Updated 7 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated this week
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆599Updated 4 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,664Updated 4 months ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆728Updated 2 years ago
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆639Updated last year
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,371Updated last week
• Xilinx / u-boot-xlnx
  The official Xilinx u-boot repository
  ☆649Updated 2 weeks ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆825Updated this week
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,019Updated 3 weeks ago