Alternatives and similar repositories for hdl

Users that are interested in hdl are comparing it to the libraries listed below

• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,890Updated 9 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,896Updated 4 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆859Updated last year
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,814Updated 9 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆854Updated 4 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆850Updated 9 months ago
• Digilent / vivado-library
  ☆654Updated 5 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,489Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆604Updated 7 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆517Updated 9 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,377Updated last year
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆665Updated 9 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,448Updated 2 weeks ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆523Updated 2 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆536Updated last month
• Xilinx / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆1,117Updated last month
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,197Updated this week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆703Updated 2 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆612Updated 8 months ago
• Digilent / vivado-boards
  ☆478Updated 5 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,029Updated this week
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,031Updated 3 weeks ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,675Updated 4 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,153Updated 7 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆542Updated 4 years ago
• open-sdr / openwifi-hw
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
  ☆820Updated 3 months ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆736Updated 2 years ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆553Updated 2 years ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆599Updated 4 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆749Updated 2 weeks ago