Alternatives and similar repositories for hdl

Users that are interested in hdl are comparing it to the libraries listed below

• Digilent / vivado-library
  ☆632Updated last month
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,813Updated 6 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,840Updated last month
• KastnerRG / riffa
  The RIFFA development repository
  ☆848Updated last year
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆832Updated 4 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆830Updated 6 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆593Updated 7 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆641Updated 6 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,690Updated 6 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,421Updated last year
• alexforencich / verilog-uart
  Verilog UART
  ☆505Updated 6 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,369Updated last week
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆512Updated 2 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,339Updated last year
• Xilinx / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆1,077Updated 2 weeks ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆993Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,075Updated this week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆588Updated last month
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆587Updated 5 months ago
• open-sdr / openwifi-hw
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
  ☆789Updated last month
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆682Updated 2 years ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆743Updated this week
• Digilent / vivado-boards
  ☆462Updated 2 months ago
• Xilinx / u-boot-xlnx
  The official Xilinx u-boot repository
  ☆637Updated last month
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆933Updated 10 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,117Updated 3 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,598Updated last month
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆671Updated 2 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆374Updated last year