analogdevicesinc / hdlLinks
HDL libraries and projects
☆1,721Updated last week
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below
Sorting:
- The RIFFA development repository☆844Updated last year
- Verilog AXI components for FPGA implementation☆1,795Updated 6 months ago
- Verilog AXI stream components for FPGA implementation☆822Updated 6 months ago
- ☆631Updated last month
- Various HDL (Verilog) IP Cores☆829Updated 4 years ago
- Must-have verilog systemverilog modules☆1,828Updated 3 weeks ago
- Verilog PCI express components☆1,410Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆594Updated 7 years ago
- Verilog UART☆503Updated 6 months ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆510Updated 2 years ago
- Verilog I2C interface for FPGA implementation☆641Updated 6 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,356Updated last week
- Verilog library for ASIC and FPGA designers☆1,330Updated last year
- Verilog Ethernet components for FPGA implementation☆2,671Updated 6 months ago
- Xilinx Embedded Software (embeddedsw) Development☆1,075Updated last week
- An Open-source FPGA IP Generator☆984Updated this week
- cocotb: Python-based chip (RTL) verification☆2,065Updated last week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆585Updated 3 weeks ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆784Updated 3 weeks ago
- Bus bridges and other odds and ends☆583Updated 4 months ago
- Xilinx Tcl Store☆368Updated this week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆671Updated last year
- Open Logic FPGA Standard Library☆737Updated last week
- The official Xilinx u-boot repository☆638Updated 2 weeks ago
- ☆459Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated last week
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆513Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,110Updated 3 months ago
- synthesiseable ieee 754 floating point library in verilog☆666Updated 2 years ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆800Updated 8 months ago