HDL libraries and projects
☆1,861Feb 27, 2026Updated last week
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below
Sorting:
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- Software drivers in C for systems without an operating system☆1,321Updated this week
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆838Sep 23, 2025Updated 5 months ago
- The RIFFA development repository☆865Jun 11, 2024Updated last year
- Linux kernel variant from Analog Devices; see README.md for details☆606Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- An Open-source FPGA IP Generator☆1,056Updated this week
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆90Sep 12, 2018Updated 7 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,222Jul 5, 2024Updated last year
- ☆672Dec 31, 2025Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 3 weeks ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆458Jan 29, 2023Updated 3 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 7 years ago
- The official Linux kernel from Xilinx☆1,526Feb 26, 2026Updated last week
- Scala based HDL☆1,928Feb 18, 2026Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- Build your hardware, easily!☆3,747Updated this week
- PlutoSDR Firmware☆431Dec 12, 2025Updated 2 months ago
- Small footprint and configurable PCIe core☆663Feb 12, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated last month
- Xilinx Tcl Store☆372Feb 16, 2026Updated 2 weeks ago
- Verilog I2C interface for FPGA implementation☆684Feb 27, 2025Updated last year
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,521Feb 19, 2026Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Feb 26, 2026Updated last week
- Bus bridges and other odds and ends☆644Apr 14, 2025Updated 10 months ago
- A cross platform library for interfacing with local and remote Linux IIO devices☆606Feb 26, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- Common SystemVerilog components☆713Feb 26, 2026Updated last week