analogdevicesinc / hdl

Related projects: ⓘ

• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,600Updated 2 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,440Updated 9 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆762Updated 3 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,195Updated 2 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆716Updated last month
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,082Updated 4 months ago
• Digilent / vivado-library
  ☆559Updated 2 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆684Updated 3 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆403Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆541Updated 6 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,155Updated 4 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,048Updated last month
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,742Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆515Updated 2 months ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆461Updated last year
• open-sdr / openwifi-hw
  open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
  ☆673Updated 9 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,202Updated 2 weeks ago
• Xilinx / u-boot-xlnx
  The official Xilinx u-boot repository
  ☆590Updated last month
• Xilinx / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆929Updated last month
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,053Updated 2 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,164Updated this week
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆344Updated last week
• dtysky / FPGA-Imaging-Library
  An open source library for image processing on FPGA.
  ☆551Updated 9 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆926Updated 2 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆816Updated this week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆539Updated 3 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆396Updated 2 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆820Updated 2 weeks ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆723Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆470Updated 8 months ago