HDL libraries and projects
☆2,030Oct 13, 2026Updated this week
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆3,123Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,153Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆2,027Mar 12, 2026Updated 7 months ago
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Verilog PCI express components☆1,669Apr 26, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Software drivers in C for systems without an operating system☆1,413Updated this week
- Upstream focused ADI Linux kernel tree (see README.md on ci branch)☆657Updated this week
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- Verilog AXI stream components for FPGA implementation☆921Feb 27, 2025Updated last year
- The RIFFA development repository☆883Jun 11, 2024Updated 2 years ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆910Sep 23, 2025Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆93Sep 12, 2018Updated 8 years ago
- A huge VHDL library for FPGA and digital ASIC development☆477Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,721Sep 24, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆706Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆2,493Jul 5, 2024Updated 2 years ago
- The official Linux kernel from Xilinx☆1,566Sep 25, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,390Sep 7, 2026Updated last month
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆632Mar 15, 2018Updated 8 years ago
- cocotb: Python-based chip (RTL) verification☆2,540Updated this week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆481Jan 29, 2023Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,592Sep 16, 2026Updated 3 weeks ago
- An Open-source FPGA IP Generator☆1,162Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,833Sep 21, 2026Updated 3 weeks ago
- A cross platform library for interfacing with local and remote Linux IIO devices☆641Oct 7, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,475Sep 25, 2026Updated 2 weeks ago
- PlutoSDR Firmware☆477Aug 13, 2026Updated 2 months ago
- A GTK+ based oscilloscope application for interfacing with various IIO devices☆344Oct 7, 2026Updated last week
- Xilinx Tcl Store☆378Updated this week
- Build your hardware, easily!☆4,156Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Hardware Description Languages☆1,181Jul 9, 2026Updated 3 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,623Updated this week
- Scala based HDL☆2,053Oct 6, 2026Updated last week
- Small footprint and configurable PCIe core☆734Updated this week
- Testbenches for HDL projects☆23Updated this week
- Verilog I2C interface for FPGA implementation☆730Feb 27, 2025Updated last year
- Bus bridges and other odds and ends☆706Sep 11, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,183Mar 2, 2022Updated 4 years ago