analogdevicesinc / hdlView external linksLinks
HDL libraries and projects
☆1,847Feb 6, 2026Updated last week
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below
Sorting:
- Verilog Ethernet components for FPGA implementation☆2,850Feb 27, 2025Updated 11 months ago
- Verilog AXI components for FPGA implementation☆1,952Feb 27, 2025Updated 11 months ago
- Must-have verilog systemverilog modules☆1,926Aug 2, 2025Updated 6 months ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Verilog PCI express components☆1,533Apr 26, 2024Updated last year
- Various HDL (Verilog) IP Cores☆873Jul 1, 2021Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆859Feb 27, 2025Updated 11 months ago
- Software drivers in C for systems without an operating system☆1,313Updated this week
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆828Sep 23, 2025Updated 4 months ago
- The RIFFA development repository☆864Jun 11, 2024Updated last year
- Linux kernel variant from Analog Devices; see README.md for details☆603Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆449Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- An Open-source FPGA IP Generator☆1,047Updated this week
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆90Sep 12, 2018Updated 7 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,206Jul 5, 2024Updated last year
- ☆666Dec 31, 2025Updated last month
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆454Jan 29, 2023Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,385Jan 28, 2026Updated 2 weeks ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆614Mar 15, 2018Updated 7 years ago
- The official Linux kernel from Xilinx☆1,520Feb 4, 2026Updated last week
- Scala based HDL☆1,918Feb 5, 2026Updated last week
- PlutoSDR Firmware☆428Dec 12, 2025Updated 2 months ago
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- Build your hardware, easily!☆3,722Updated this week
- Small footprint and configurable PCIe core☆660Feb 2, 2026Updated last week
- Hardware Description Languages☆1,112Jul 14, 2025Updated 6 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- Xilinx Tcl Store☆370Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Jul 30, 2025Updated 6 months ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,498Feb 4, 2026Updated last week
- Verilog I2C interface for FPGA implementation☆681Feb 27, 2025Updated 11 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆813Updated this week
- A cross platform library for interfacing with local and remote Linux IIO devices☆595Feb 4, 2026Updated last week
- Bus bridges and other odds and ends☆633Apr 14, 2025Updated 9 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated last month
- Common SystemVerilog components☆706Feb 6, 2026Updated last week