HDL libraries and projects
☆1,905Apr 27, 2026Updated last week
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆2,947Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,030Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,410May 8, 2024Updated last year
- Verilog PCI express components☆1,591Apr 26, 2024Updated 2 years ago
- Software drivers in C for systems without an operating system☆1,344Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Linux kernel variant from Analog Devices; see README.md for details☆621Updated this week
- Various HDL (Verilog) IP Cores☆897Jul 1, 2021Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆886Feb 27, 2025Updated last year
- The RIFFA development repository☆870Jun 11, 2024Updated last year
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆856Sep 23, 2025Updated 7 months ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆92Sep 12, 2018Updated 7 years ago
- A huge VHDL library for FPGA and digital ASIC development☆457Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated last week
- ☆679Dec 31, 2025Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open source FPGA-based NIC and platform for in-network compute☆2,293Jul 5, 2024Updated last year
- The official Linux kernel from Xilinx☆1,539Apr 17, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆619Mar 15, 2018Updated 8 years ago
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆466Jan 29, 2023Updated 3 years ago
- An Open-source FPGA IP Generator☆1,094Updated this week
- A small, light weight, RISC CPU soft core☆1,532Dec 8, 2025Updated 4 months ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,607Apr 28, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A cross platform library for interfacing with local and remote Linux IIO devices☆615Apr 28, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- PlutoSDR Firmware☆443Apr 23, 2026Updated last week
- Xilinx Tcl Store☆374Updated this week
- A GTK+ based oscilloscope application for interfacing with various IIO devices☆330Updated this week
- Build your hardware, easily!☆3,863Updated this week
- Hardware Description Languages☆1,141Apr 6, 2026Updated 3 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,546Apr 27, 2026Updated last week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆604Jul 30, 2025Updated 9 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Scala based HDL☆1,977Apr 23, 2026Updated last week
- Small footprint and configurable PCIe core☆685Apr 27, 2026Updated last week
- Testbenches for HDL projects☆23Apr 20, 2026Updated 2 weeks ago
- Verilog I2C interface for FPGA implementation☆698Feb 27, 2025Updated last year
- Bus bridges and other odds and ends☆663Mar 10, 2026Updated last month
- Common SystemVerilog components☆738Apr 27, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,072Mar 2, 2022Updated 4 years ago