HDL libraries and projects
☆2,017Sep 23, 2026Updated this week
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆3,102Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,143Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆2,020Mar 12, 2026Updated 6 months ago
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Verilog PCI express components☆1,659Apr 26, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Software drivers in C for systems without an operating system☆1,406Updated this week
- Upstream focused ADI Linux kernel tree (see README.md on ci branch)☆656Updated this week
- Various HDL (Verilog) IP Cores☆934Jul 1, 2021Updated 5 years ago
- Verilog AXI stream components for FPGA implementation☆917Feb 27, 2025Updated last year
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆903Sep 23, 2025Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆93Sep 12, 2018Updated 8 years ago
- A huge VHDL library for FPGA and digital ASIC development☆478Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,705Sep 17, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆699Dec 31, 2025Updated 8 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,470Jul 5, 2024Updated 2 years ago
- The official Linux kernel from Xilinx☆1,561Sep 9, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated 2 weeks ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆630Mar 15, 2018Updated 8 years ago
- cocotb: Python-based chip (RTL) verification☆2,516Updated this week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆481Jan 29, 2023Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,586Sep 16, 2026Updated last week
- An Open-source FPGA IP Generator☆1,155Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,809Updated this week
- A cross platform library for interfacing with local and remote Linux IIO devices☆638Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,463Sep 12, 2026Updated last week
- PlutoSDR Firmware☆475Aug 13, 2026Updated last month
- A GTK+ based oscilloscope application for interfacing with various IIO devices☆344Updated this week
- Xilinx Tcl Store☆375Updated this week
- Build your hardware, easily!☆4,124Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Hardware Description Languages☆1,175Jul 9, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,610Sep 4, 2026Updated 2 weeks ago
- Scala based HDL☆2,041Updated this week
- Small footprint and configurable PCIe core☆728Updated this week
- Testbenches for HDL projects☆23Updated this week
- Verilog I2C interface for FPGA implementation☆727Feb 27, 2025Updated last year
- Bus bridges and other odds and ends☆705Sep 11, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,166Mar 2, 2022Updated 4 years ago