HDL libraries and projects
☆2,005Sep 3, 2026Updated this week
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆3,078Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,127Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆2,017Mar 12, 2026Updated 5 months ago
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Verilog PCI express components☆1,655Apr 26, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Software drivers in C for systems without an operating system☆1,399Updated this week
- Upstream focused ADI Linux kernel tree (see README.md on ci branch)☆651Updated this week
- Various HDL (Verilog) IP Cores☆933Jul 1, 2021Updated 5 years ago
- Verilog AXI stream components for FPGA implementation☆913Feb 27, 2025Updated last year
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆892Sep 23, 2025Updated 11 months ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆93Sep 12, 2018Updated 7 years ago
- A huge VHDL library for FPGA and digital ASIC development☆478Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,679Aug 27, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆696Dec 31, 2025Updated 8 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,447Jul 5, 2024Updated 2 years ago
- The official Linux kernel from Xilinx☆1,556Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,371Jul 31, 2026Updated last month
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆627Mar 15, 2018Updated 8 years ago
- cocotb: Python-based chip (RTL) verification☆2,488Updated this week
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆481Jan 29, 2023Updated 3 years ago
- An Open-source FPGA IP Generator☆1,142Updated this week
- A small, light weight, RISC CPU soft core☆1,579Aug 19, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,780Aug 25, 2026Updated last week
- A cross platform library for interfacing with local and remote Linux IIO devices☆630Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- PlutoSDR Firmware☆467Aug 13, 2026Updated 3 weeks ago
- A GTK+ based oscilloscope application for interfacing with various IIO devices☆343Aug 18, 2026Updated 2 weeks ago
- Xilinx Tcl Store☆376Updated this week
- Build your hardware, easily!☆4,068Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Hardware Description Languages☆1,170Jul 9, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,604Updated this week
- Scala based HDL☆2,033Updated this week
- Small footprint and configurable PCIe core☆724Updated this week
- Testbenches for HDL projects☆23Updated this week
- Verilog I2C interface for FPGA implementation☆724Feb 27, 2025Updated last year
- Bus bridges and other odds and ends☆701Jun 2, 2026Updated 3 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,146Mar 2, 2022Updated 4 years ago