analogdevicesinc / hdl
HDL libraries and projects
☆1,598Updated this week
Alternatives and similar repositories for hdl:
Users that are interested in hdl are comparing it to the libraries listed below
- Verilog AXI components for FPGA implementation☆1,639Updated 2 weeks ago
- The RIFFA development repository☆804Updated 9 months ago
- Must-have verilog systemverilog modules☆1,731Updated 4 months ago
- Verilog PCI express components☆1,236Updated 10 months ago
- Verilog AXI stream components for FPGA implementation☆789Updated 2 weeks ago
- Verilog Ethernet components for FPGA implementation☆2,470Updated 2 weeks ago
- Various HDL (Verilog) IP Cores☆751Updated 3 years ago
- ☆605Updated 8 months ago
- Verilog UART☆455Updated 2 weeks ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆562Updated 6 years ago
- Verilog I2C interface for FPGA implementation☆584Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,234Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,258Updated 10 months ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆738Updated this week
- Xilinx Embedded Software (embeddedsw) Development☆997Updated 3 months ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆487Updated 2 years ago
- Bus bridges and other odds and ends☆523Updated last month
- cocotb: Python-based chip (RTL) verification☆1,911Updated this week
- Xilinx Tcl Store☆353Updated this week
- synthesiseable ieee 754 floating point library in verilog☆573Updated 2 years ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆573Updated 4 years ago
- training labs and examples☆414Updated 2 years ago
- A huge VHDL library for FPGA development☆378Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆763Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,023Updated last month
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆312Updated 10 months ago
- The Ultra-Low Power RISC-V Core☆1,429Updated 5 months ago
- HDLBits website practices & solutions☆723Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆900Updated 3 months ago
- Open Logic FPGA Standard Library☆540Updated this week