Alternatives and similar repositories for FPGADesignElements:

Users that are interested in FPGADesignElements are comparing it to the libraries listed below

• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆518Updated last week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆623Updated 3 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆570Updated last week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆662Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆625Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆588Updated 2 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆390Updated last month
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆402Updated 3 years ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆372Updated this week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆287Updated last year
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆454Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆369Updated last month
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆272Updated 10 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆267Updated 5 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆547Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆656Updated this week
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆306Updated 2 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆610Updated 7 months ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆501Updated last week
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆241Updated 5 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆388Updated 5 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆280Updated this week
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆405Updated last month
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆264Updated 4 years ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆309Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆639Updated 3 months ago
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆511Updated last year
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,479Updated 2 weeks ago
• efabless / caravel
  Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆309Updated this week
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆325Updated 2 years ago