laforest / FPGADesignElements
A self-contained online book containing a library of FPGA design modules and related coding/design guides.
☆427Updated 7 months ago
Alternatives and similar repositories for FPGADesignElements:
Users that are interested in FPGADesignElements are comparing it to the libraries listed below
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆638Updated 3 months ago
- Bus bridges and other odds and ends☆551Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆618Updated 3 weeks ago
- A huge VHDL library for FPGA and digital ASIC development☆382Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆443Updated 3 years ago
- Small footprint and configurable DRAM core☆410Updated last week
- Opensource DDR3 Controller☆319Updated 2 weeks ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆521Updated last year
- A simple, basic, formally verified UART controller☆299Updated last year
- Common SystemVerilog components☆608Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆682Updated this week
- lowRISC Style Guides☆423Updated 7 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆570Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆651Updated this week
- A simple RISC-V processor for use in FPGA designs.☆271Updated 8 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆282Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,276Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆485Updated 2 months ago
- FOSS Flow For FPGA☆385Updated 4 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆420Updated last month
- Small footprint and configurable PCIe core☆541Updated last week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆578Updated 4 years ago
- Various HDL (Verilog) IP Cores☆779Updated 3 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆453Updated 3 weeks ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆465Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,574Updated last month
- VHDL synthesis (based on ghdl)☆334Updated 2 weeks ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆247Updated 6 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆612Updated last month
- Linux on LiteX-VexRiscv☆633Updated last month