laforest / FPGADesignElementsLinks
A self-contained online book containing a library of FPGA design modules and related coding/design guides.
☆459Updated last year
Alternatives and similar repositories for FPGADesignElements
Users that are interested in FPGADesignElements are comparing it to the libraries listed below
Sorting:
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆739Updated 11 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆694Updated this week
- Bus bridges and other odds and ends☆618Updated 8 months ago
- A simple, basic, formally verified UART controller☆319Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆447Updated this week
- Small footprint and configurable DRAM core☆462Updated 3 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆282Updated last year
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- A list of resources related to the open-source FPGA projects☆435Updated 3 years ago
- SystemVerilog to Verilog conversion☆693Updated last month
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆419Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆737Updated 3 weeks ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Updated 5 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆556Updated 2 years ago
- lowRISC Style Guides☆473Updated 2 months ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆299Updated this week
- Opensource DDR3 Controller☆405Updated last week
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆291Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆545Updated 4 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆458Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆632Updated 2 weeks ago
- All code found on nandland is here. underconstruction.gif☆355Updated 3 years ago
- FOSS Flow For FPGA☆417Updated last year
- FPGA display controller with support for VGA, DVI, and HDMI.☆244Updated 5 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆264Updated 6 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆370Updated 10 months ago
- VHDL synthesis (based on ghdl)☆354Updated last week
- Common SystemVerilog components☆692Updated 3 weeks ago
- LiteX boards files☆452Updated last week