Bus bridges and other odds and ends
☆705Sep 11, 2026Updated last week
Alternatives and similar repositories for wb2axip
Users that are interested in wb2axip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,702Updated this week
- Verilog AXI components for FPGA implementation☆2,142Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆917Feb 27, 2025Updated last year
- Common SystemVerilog components☆799Updated this week
- A utility for Composing FPGA designs from Peripherals☆193Aug 31, 2026Updated 3 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A small, light weight, RISC CPU soft core☆1,586Updated this week
- Verilog Ethernet components for FPGA implementation☆3,099Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆934Jul 1, 2021Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- Verilog PCI express components☆1,656Apr 26, 2024Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- Small footprint and configurable DRAM core☆550Updated this week
- AMBA AXI VIP☆478Jun 28, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆350Jan 29, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,461Sep 12, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆548Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- An abstraction library for interfacing EDA tools☆795Updated this week
- cocotb: Python-based chip (RTL) verification☆2,512Updated this week
- A wishbone controlled scope for FPGA's☆95Jan 12, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆727Sep 11, 2026Updated last week
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- Build your hardware, easily!☆4,114Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated 2 weeks ago
- Opensource DDR3 Controller☆481Sep 12, 2026Updated last week
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 7 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆625Jan 3, 2026Updated 8 months ago
- A Linux-capable RISC-V multicore for and by the world☆832Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Sep 14, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Open-source FPGA IP Generator☆1,153Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆472Sep 13, 2024Updated 2 years ago
- Scala based HDL☆2,040Updated this week
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- Must-have verilog systemverilog modules☆2,018Mar 12, 2026Updated 6 months ago
- Verilog Configurable Cache☆197Jun 10, 2026Updated 3 months ago
- A huge VHDL library for FPGA and digital ASIC development☆478Updated this week