Bus bridges and other odds and ends
☆639Apr 14, 2025Updated 10 months ago
Alternatives and similar repositories for wb2axip
Users that are interested in wb2axip are comparing it to the libraries listed below
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- Common SystemVerilog components☆713Updated this week
- A utility for Composing FPGA designs from Peripherals☆186Dec 23, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,509Dec 8, 2025Updated 2 months ago
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- Small footprint and configurable DRAM core☆470Feb 19, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- A collection of debugging busses developed and presented at zipcpu.com☆42Jan 18, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Feb 24, 2026Updated last week
- Small footprint and configurable PCIe core☆663Feb 12, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,739Updated this week
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- Verilog Configurable Cache☆192Feb 17, 2026Updated 2 weeks ago
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆2,214Jul 5, 2024Updated last year
- An Open-source FPGA IP Generator☆1,056Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆424Feb 13, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week