Bus bridges and other odds and ends
☆692Jun 2, 2026Updated 2 months ago
Alternatives and similar repositories for wb2axip
Users that are interested in wb2axip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,651Updated this week
- Verilog AXI components for FPGA implementation☆2,110Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆910Feb 27, 2025Updated last year
- Common SystemVerilog components☆781Updated this week
- A utility for Composing FPGA designs from Peripherals☆192Jul 4, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A small, light weight, RISC CPU soft core☆1,572Dec 8, 2025Updated 8 months ago
- Verilog Ethernet components for FPGA implementation☆3,058Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆929Jul 1, 2021Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- Verilog PCI express components☆1,641Apr 26, 2024Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Small footprint and configurable DRAM core☆533Updated this week
- AMBA AXI VIP☆470Jun 28, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆346Jan 29, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,447Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆538Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- An abstraction library for interfacing EDA tools☆786Updated this week
- A wishbone controlled scope for FPGA's☆93Jan 12, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆717Updated this week
- Build your hardware, easily!☆4,039Updated this week
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code generation tool for control and status registers☆464Jul 16, 2026Updated 3 weeks ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,321Jul 31, 2026Updated last week
- Opensource DDR3 Controller☆469Jun 12, 2026Updated 2 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 6 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆618Jan 3, 2026Updated 7 months ago
- A Linux-capable RISC-V multicore for and by the world☆825Jul 13, 2026Updated 3 weeks ago
- An Open-source FPGA IP Generator☆1,132Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆468Sep 13, 2024Updated last year
- Scala based HDL☆2,026Updated this week
- SystemVerilog to Verilog conversion☆748Mar 28, 2026Updated 4 months ago
- Must-have verilog systemverilog modules☆2,006Mar 12, 2026Updated 4 months ago
- Verilog Configurable Cache☆196Jun 10, 2026Updated 2 months ago
- A huge VHDL library for FPGA and digital ASIC development☆476Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆2,416Jul 5, 2024Updated 2 years ago