Bus bridges and other odds and ends
☆650Mar 10, 2026Updated last week
Alternatives and similar repositories for wb2axip
Users that are interested in wb2axip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆875Feb 27, 2025Updated last year
- Common SystemVerilog components☆728Updated this week
- A utility for Composing FPGA designs from Peripherals☆187Dec 23, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,525Dec 8, 2025Updated 3 months ago
- Verilog Ethernet components for FPGA implementation☆2,891Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- Small footprint and configurable DRAM core☆479Mar 13, 2026Updated last week
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- A simple, basic, formally verified UART controller☆329Jan 29, 2024Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Mar 4, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,289Updated this week
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆670Updated this week
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- Build your hardware, easily!☆3,773Mar 16, 2026Updated last week
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Jul 30, 2025Updated 7 months ago
- Wishbone to AXI bridge (VHDL)☆45Aug 29, 2019Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- Opensource DDR3 Controller☆422Jan 18, 2026Updated 2 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Scala based HDL☆1,935Mar 16, 2026Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆598Jan 3, 2026Updated 2 months ago
- An Open-source FPGA IP Generator☆1,062Updated this week
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆464Sep 13, 2024Updated last year
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 4 months ago
- Must-have verilog systemverilog modules☆1,940Mar 12, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆2,237Jul 5, 2024Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆450Mar 13, 2026Updated last week