Bus bridges and other odds and ends
☆669Mar 10, 2026Updated 2 months ago
Alternatives and similar repositories for wb2axip
Users that are interested in wb2axip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- Verilog AXI components for FPGA implementation☆2,052Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆890Feb 27, 2025Updated last year
- Common SystemVerilog components☆751Updated this week
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A small, light weight, RISC CPU soft core☆1,540Dec 8, 2025Updated 5 months ago
- Verilog Ethernet components for FPGA implementation☆2,959Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆902Jul 1, 2021Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- Verilog PCI express components☆1,596Apr 26, 2024Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- Small footprint and configurable DRAM core☆502May 12, 2026Updated last week
- AMBA AXI VIP☆459Jun 28, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A simple, basic, formally verified UART controller☆338Jan 29, 2024Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆510May 12, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,371May 15, 2026Updated last week
- A wishbone controlled scope for FPGA's☆90Jan 12, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆695Updated this week
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- Build your hardware, easily!☆3,884Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆604Jul 30, 2025Updated 9 months ago
- Wishbone to AXI bridge (VHDL)☆48Aug 29, 2019Updated 6 years ago
- Opensource DDR3 Controller☆437Jan 18, 2026Updated 4 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆607Jan 3, 2026Updated 4 months ago
- Scala based HDL☆1,988May 9, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An Open-source FPGA IP Generator☆1,099May 15, 2026Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆466Sep 13, 2024Updated last year
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- Must-have verilog systemverilog modules☆1,958Mar 12, 2026Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,329Jul 5, 2024Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆461May 16, 2026Updated last week
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year