Bus bridges and other odds and ends
☆662Mar 10, 2026Updated last month
Alternatives and similar repositories for wb2axip
Users that are interested in wb2axip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- Verilog AXI components for FPGA implementation☆2,030Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆886Feb 27, 2025Updated last year
- Common SystemVerilog components☆738Updated this week
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A small, light weight, RISC CPU soft core☆1,531Dec 8, 2025Updated 4 months ago
- Verilog Ethernet components for FPGA implementation☆2,947Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆895Jul 1, 2021Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- Verilog PCI express components☆1,591Apr 26, 2024Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,410May 8, 2024Updated last year
- Small footprint and configurable DRAM core☆496Apr 10, 2026Updated 3 weeks ago
- AMBA AXI VIP☆457Jun 28, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A simple, basic, formally verified UART controller☆336Jan 29, 2024Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆504Apr 24, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,354Updated this week
- A wishbone controlled scope for FPGA's☆90Jan 12, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆685Updated this week
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- Build your hardware, easily!☆3,851Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆604Jul 30, 2025Updated 9 months ago
- Opensource DDR3 Controller☆428Jan 18, 2026Updated 3 months ago
- Wishbone to AXI bridge (VHDL)☆46Aug 29, 2019Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,121Jun 27, 2024Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- Scala based HDL☆1,977Apr 23, 2026Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆603Jan 3, 2026Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open-source FPGA IP Generator☆1,094Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆465Sep 13, 2024Updated last year
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆2,281Jul 5, 2024Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆456Apr 24, 2026Updated last week
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆979Nov 15, 2024Updated last year