ZipCPU / wb2axip
Bus bridges and other odds and ends
☆490Updated 10 months ago
Related projects ⓘ
Alternatives and complementary repositories for wb2axip
- Common SystemVerilog components☆518Updated this week
- Verilog AXI stream components for FPGA implementation☆745Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,113Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆368Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆526Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆438Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆564Updated 3 weeks ago
- The UVM written in Python☆374Updated 4 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆390Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆645Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆264Updated 6 months ago
- AXI interface modules for Cocotb☆214Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆259Updated 4 years ago
- lowRISC Style Guides☆371Updated 2 months ago
- A huge VHDL library for FPGA development☆347Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆375Updated 3 weeks ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆551Updated 3 years ago
- Small footprint and configurable DRAM core☆382Updated last month
- Verilog I2C interface for FPGA implementation☆547Updated 4 months ago
- Verilog UART☆424Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆297Updated this week
- AMBA AXI VIP☆363Updated 4 months ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆226Updated 2 weeks ago
- ☆256Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆368Updated last week
- Various HDL (Verilog) IP Cores☆710Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆291Updated 2 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆271Updated 4 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆448Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆570Updated 2 weeks ago