Alternatives and similar repositories for wb2axip:

Users that are interested in wb2axip are comparing it to the libraries listed below

• pulp-platform / common_cells
  Common SystemVerilog components
  ☆590Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆791Updated 3 weeks ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,240Updated this week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆426Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆315Updated 10 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆244Updated last year
• pyuvm / pyuvm
  The UVM written in Python
  ☆415Updated 2 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆410Updated last week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆754Updated 3 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆460Updated last month
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆601Updated 3 weeks ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆575Updated 4 years ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆308Updated 3 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆560Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆591Updated 3 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆380Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆400Updated 6 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆461Updated 3 weeks ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆286Updated last week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆389Updated last month
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆506Updated this week
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆268Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆309Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆669Updated last week
• RoaLogic / RV12
  RISC-V CPU Core
  ☆317Updated 9 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆269Updated 7 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆230Updated 10 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,028Updated last month
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆387Updated 8 months ago