ZipCPU / wb2axip

Related projects ⓘ

Alternatives and complementary repositories for wb2axip

• pulp-platform / common_cells
  Common SystemVerilog components
  ☆513Updated this week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆386Updated 2 weeks ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆363Updated 3 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆557Updated 2 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆433Updated 2 weeks ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆520Updated this week
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆345Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,095Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆738Updated 3 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆258Updated 6 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆371Updated 3 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆550Updated 3 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆212Updated 11 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆258Updated 4 years ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆369Updated 2 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆637Updated this week
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆273Updated this week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆282Updated 9 months ago
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆268Updated 4 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆444Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆295Updated this week
• alexforencich / verilog-uart
  Verilog UART
  ☆418Updated last year
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆225Updated this week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆707Updated 3 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆369Updated last month
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆287Updated 2 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆381Updated last month
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆543Updated 3 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆403Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆363Updated this week