Repository for basic (and not so basic) Verilog blocks with high re-use potential
☆617Mar 15, 2018Updated 8 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆1,948Mar 12, 2026Updated last month
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- Learn how to design digital systems and synthesize them into an FPGA using only opensource tools☆854Apr 15, 2020Updated 6 years ago
- Various HDL (Verilog) IP Cores☆889Jul 1, 2021Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆2,917Feb 27, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Facilitates building open source tools for working with hardware description languages (HDLs)☆67Dec 4, 2019Updated 6 years ago
- Verilog UART☆547Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,010Feb 27, 2025Updated last year
- HDL libraries and projects☆1,893Apr 9, 2026Updated last week
- Icarus Verilog☆3,401Mar 28, 2026Updated 2 weeks ago
- training labs and examples☆456Aug 1, 2022Updated 3 years ago
- MIPS CPU implemented in Verilog☆645Oct 3, 2017Updated 8 years ago
- Verilog I2C interface for FPGA implementation☆694Feb 27, 2025Updated last year
- A collection of demonstration digital filters☆169Jan 18, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog PCI express components☆1,568Apr 26, 2024Updated last year
- A Pi emulating a GameBoy sounds cheap. What about an FPGA?☆516Dec 10, 2022Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆881Feb 27, 2025Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆581Aug 21, 2025Updated 7 months ago
- A small, light weight, RISC CPU soft core☆1,536Dec 8, 2025Updated 4 months ago
- Collection of open-source peripherals in Verilog☆185May 3, 2022Updated 3 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆10Aug 6, 2025Updated 8 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,532Updated this week
- Common SystemVerilog components☆733Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆687Jul 16, 2025Updated 9 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆603Jul 30, 2025Updated 8 months ago
- Verilog SDRAM memory controller☆365May 13, 2017Updated 8 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆326Mar 8, 2026Updated last month
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Apr 8, 2026Updated last week
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆585Oct 10, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog wishbone components☆126Jan 5, 2024Updated 2 years ago
- Implementation of CNN using Verilog☆245Oct 13, 2017Updated 8 years ago
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- An open source library for image processing on FPGA.☆629Jun 16, 2015Updated 10 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated 2 months ago