Repository for basic (and not so basic) Verilog blocks with high re-use potential
☆632Mar 15, 2018Updated 8 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆2,028Mar 12, 2026Updated 7 months ago
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Learn how to design digital systems and synthesize them into an FPGA using only opensource tools☆872Apr 15, 2020Updated 6 years ago
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- Verilog Ethernet components for FPGA implementation☆3,126Feb 27, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Facilitates building open source tools for working with hardware description languages (HDLs)☆69Dec 4, 2019Updated 6 years ago
- Verilog UART☆587Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,153Feb 27, 2025Updated last year
- HDL libraries and projects☆2,031Updated this week
- Icarus Verilog☆3,678Updated this week
- training labs and examples☆473Aug 1, 2022Updated 4 years ago
- MIPS CPU implemented in Verilog☆660Oct 3, 2017Updated 9 years ago
- Verilog I2C interface for FPGA implementation☆730Feb 27, 2025Updated last year
- A collection of demonstration digital filters☆179Jan 18, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog PCI express components☆1,669Apr 26, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆922Feb 27, 2025Updated last year
- A Pi emulating a GameBoy sounds cheap. What about an FPGA?☆548Dec 10, 2022Updated 3 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆593Jun 6, 2026Updated 4 months ago
- A small, light weight, RISC CPU soft core☆1,592Sep 16, 2026Updated 3 weeks ago
- Collection of open-source peripherals in Verilog☆189May 3, 2022Updated 4 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Aug 6, 2025Updated last year
- Verilog SDRAM memory controller☆384May 13, 2017Updated 9 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆697Jul 16, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,626Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆327Mar 8, 2026Updated 7 months ago
- FPGA raycaster engine written in verilog☆16Apr 19, 2019Updated 7 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,276Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆641Oct 10, 2021Updated 5 years ago
- Implementation of CNN using Verilog☆249Oct 13, 2017Updated 9 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog wishbone components☆135Jan 5, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Oct 8, 2026Updated last week
- Mathematical Functions in Verilog☆100Mar 7, 2021Updated 5 years ago
- An open source library for image processing on FPGA.☆644Jun 16, 2015Updated 11 years ago
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Sep 25, 2026Updated 2 weeks ago
- HDLBits website practices & solutions☆816Dec 27, 2023Updated 2 years ago