Repository for basic (and not so basic) Verilog blocks with high re-use potential
☆632Mar 15, 2018Updated 8 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆2,029Mar 12, 2026Updated 7 months ago
- Verilog library for ASIC and FPGA designers☆1,440May 8, 2024Updated 2 years ago
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- Learn how to design digital systems and synthesize them into an FPGA using only opensource tools☆871Apr 15, 2020Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆69Dec 4, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog Ethernet components for FPGA implementation☆3,144Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,168Feb 27, 2025Updated last year
- training labs and examples☆473Aug 1, 2022Updated 4 years ago
- HDL libraries and projects☆2,049Updated this week
- Verilog UART☆591Feb 27, 2025Updated last year
- Icarus Verilog☆3,713Updated this week
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- MIPS CPU implemented in Verilog☆660Oct 3, 2017Updated 9 years ago
- Verilog I2C interface for FPGA implementation☆731Feb 27, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- Verilog AXI stream components for FPGA implementation☆925Feb 27, 2025Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆593Jun 6, 2026Updated 4 months ago
- A collection of demonstration digital filters☆180Jan 18, 2024Updated 2 years ago
- A Pi emulating a GameBoy sounds cheap. What about an FPGA?☆550Dec 10, 2022Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆644Oct 10, 2021Updated 5 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- Collection of open-source peripherals in Verilog☆189May 3, 2022Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,745Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆696Jul 16, 2025Updated last year
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Aug 6, 2025Updated last year
- Verilog SDRAM memory controller☆389May 13, 2017Updated 9 years ago
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,281Updated this week
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,812Sep 18, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,397Sep 7, 2026Updated last month
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆326Mar 8, 2026Updated 7 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Implementation of CNN using Verilog☆249Oct 13, 2017Updated 9 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆635Jan 18, 2023Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- HDLBits website practices & solutions☆818Dec 27, 2023Updated 2 years ago