Repository for basic (and not so basic) Verilog blocks with high re-use potential
☆623Mar 15, 2018Updated 8 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆1,973Mar 12, 2026Updated 3 months ago
- Verilog library for ASIC and FPGA designers☆1,421May 8, 2024Updated 2 years ago
- Learn how to design digital systems and synthesize them into an FPGA using only opensource tools☆865Apr 15, 2020Updated 6 years ago
- Various HDL (Verilog) IP Cores☆908Jul 1, 2021Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆2,988Feb 27, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Facilitates building open source tools for working with hardware description languages (HDLs)☆68Dec 4, 2019Updated 6 years ago
- Verilog UART☆568Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,071Feb 27, 2025Updated last year
- HDL libraries and projects☆1,945Updated this week
- Icarus Verilog☆3,489Updated this week
- training labs and examples☆462Aug 1, 2022Updated 3 years ago
- MIPS CPU implemented in Verilog☆650Oct 3, 2017Updated 8 years ago
- Verilog I2C interface for FPGA implementation☆702Feb 27, 2025Updated last year
- A collection of demonstration digital filters☆175Jan 18, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog PCI express components☆1,610Apr 26, 2024Updated 2 years ago
- A Pi emulating a GameBoy sounds cheap. What about an FPGA?☆527Dec 10, 2022Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆895Feb 27, 2025Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆585Jun 6, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,550Dec 8, 2025Updated 6 months ago
- Collection of open-source peripherals in Verilog☆186May 3, 2022Updated 4 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆13Aug 6, 2025Updated 10 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,568May 12, 2026Updated last month
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆688Jul 16, 2025Updated 11 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆606Jul 30, 2025Updated 10 months ago
- Verilog SDRAM memory controller☆370May 13, 2017Updated 9 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆326Mar 8, 2026Updated 3 months ago
- FPGA raycaster engine written in verilog☆13Apr 19, 2019Updated 7 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,237Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆601Oct 10, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Mathematical Functions in Verilog☆98Mar 7, 2021Updated 5 years ago
- Verilog wishbone components☆132Jan 5, 2024Updated 2 years ago
- Implementation of CNN using Verilog☆248Oct 13, 2017Updated 8 years ago
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- An open source library for image processing on FPGA.☆632Jun 16, 2015Updated 11 years ago