Alternatives and similar repositories for verilog

Users that are interested in verilog are comparing it to the libraries listed below

• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆852Updated 4 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆515Updated 9 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆844Updated 9 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,435Updated last week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆661Updated 9 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,373Updated last year
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆699Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆680Updated 3 weeks ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆536Updated 4 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆439Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆399Updated 3 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,882Updated 9 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆610Updated 8 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,888Updated 4 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,472Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,151Updated 6 months ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆584Updated 3 years ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆351Updated 8 years ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆946Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆678Updated 4 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆487Updated 5 years ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆366Updated 2 years ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆530Updated last year
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆449Updated 7 months ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆507Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆470Updated last month
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆434Updated last year
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,139Updated 4 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆628Updated this week