Repository for basic (and not so basic) Verilog blocks with high re-use potential
☆616Mar 15, 2018Updated 7 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Learn how to design digital systems and synthesize them into an FPGA using only opensource tools☆847Apr 15, 2020Updated 5 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Dec 4, 2019Updated 6 years ago
- Verilog UART☆536Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- HDL libraries and projects☆1,861Feb 27, 2026Updated last week
- Icarus Verilog☆3,338Feb 25, 2026Updated last week
- training labs and examples☆449Aug 1, 2022Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆684Feb 27, 2025Updated last year
- MIPS CPU implemented in Verilog☆643Oct 3, 2017Updated 8 years ago
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- A collection of demonstration digital filters☆166Jan 18, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆577Aug 21, 2025Updated 6 months ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- A Pi emulating a GameBoy sounds cheap. What about an FPGA?☆514Dec 10, 2022Updated 3 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆684Jul 16, 2025Updated 7 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- Collection of open-source peripherals in Verilog☆185May 3, 2022Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Verilog SDRAM memory controller☆360May 13, 2017Updated 8 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Feb 26, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Aug 10, 2024Updated last year
- Bus bridges and other odds and ends☆644Apr 14, 2025Updated 10 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆569Oct 10, 2021Updated 4 years ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago