Alternatives and similar repositories for verilog

Users that are interested in verilog are comparing it to the libraries listed below

• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆847Updated 4 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆514Updated 9 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,414Updated last week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆657Updated 9 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆841Updated 9 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,363Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆675Updated last week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆696Updated 2 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆609Updated 7 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,868Updated 9 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,460Updated last year
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆439Updated 3 years ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆942Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆529Updated 4 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆392Updated 2 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,877Updated 4 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆676Updated 4 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆351Updated 8 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆853Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,144Updated 6 months ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆581Updated 3 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆447Updated 6 months ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆599Updated 4 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆622Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆677Updated last week
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,793Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,132Updated 4 years ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆757Updated last year
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated this week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆480Updated 2 weeks ago