Repository for basic (and not so basic) Verilog blocks with high re-use potential
☆620Mar 15, 2018Updated 8 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆1,959Mar 12, 2026Updated 2 months ago
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- Learn how to design digital systems and synthesize them into an FPGA using only opensource tools☆862Apr 15, 2020Updated 6 years ago
- Various HDL (Verilog) IP Cores☆902Jul 1, 2021Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆2,965Feb 27, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Facilitates building open source tools for working with hardware description languages (HDLs)☆68Dec 4, 2019Updated 6 years ago
- Verilog UART☆562Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,052Feb 27, 2025Updated last year
- HDL libraries and projects☆1,927Updated this week
- Icarus Verilog☆3,453May 17, 2026Updated last week
- training labs and examples☆461Aug 1, 2022Updated 3 years ago
- MIPS CPU implemented in Verilog☆651Oct 3, 2017Updated 8 years ago
- Verilog I2C interface for FPGA implementation☆702Feb 27, 2025Updated last year
- A collection of demonstration digital filters☆173Jan 18, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog PCI express components☆1,602Apr 26, 2024Updated 2 years ago
- A Pi emulating a GameBoy sounds cheap. What about an FPGA?☆526Dec 10, 2022Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆893Feb 27, 2025Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆583Aug 21, 2025Updated 9 months ago
- A small, light weight, RISC CPU soft core☆1,544Dec 8, 2025Updated 5 months ago
- Collection of open-source peripherals in Verilog☆185May 3, 2022Updated 4 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆13Aug 6, 2025Updated 9 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated 2 weeks ago
- Common SystemVerilog components☆751Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆687Jul 16, 2025Updated 10 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,165Jun 27, 2024Updated last year
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆605Jul 30, 2025Updated 9 months ago
- Verilog SDRAM memory controller☆368May 13, 2017Updated 9 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Mar 8, 2026Updated 2 months ago
- FPGA raycaster engine written in verilog☆13Apr 19, 2019Updated 7 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆595Oct 10, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mathematical Functions in Verilog☆98Mar 7, 2021Updated 5 years ago
- Verilog wishbone components☆129Jan 5, 2024Updated 2 years ago
- Implementation of CNN using Verilog☆247Oct 13, 2017Updated 8 years ago
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 2 weeks ago
- An open source library for image processing on FPGA.☆632Jun 16, 2015Updated 10 years ago