Alternatives and similar repositories for verilog

Users that are interested in verilog are comparing it to the libraries listed below

• alexforencich / verilog-uart
  Verilog UART
  ☆519Updated 10 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆859Updated 4 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆852Updated 10 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆667Updated 10 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,447Updated 3 weeks ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆443Updated 3 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,906Updated 10 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆407Updated 3 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆615Updated 8 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,500Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆692Updated 2 weeks ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆545Updated 4 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆591Updated 4 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆708Updated 2 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,382Updated last year
• KastnerRG / riffa
  The RIFFA development repository
  ☆859Updated last year
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆351Updated 8 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,901Updated 5 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆435Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,156Updated 7 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆495Updated 5 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated 3 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆473Updated 2 months ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆556Updated 2 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆629Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆688Updated last month
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆556Updated this week
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆599Updated 5 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆489Updated last week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆951Updated last year