Alternatives and similar repositories for verilog:

Users that are interested in verilog are comparing it to the libraries listed below

• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆760Updated 3 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆791Updated 3 weeks ago
• alexforencich / verilog-uart
  Verilog UART
  ☆461Updated 3 weeks ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,240Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆591Updated 3 weeks ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,655Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆526Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆590Updated last week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,247Updated 10 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,261Updated 10 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆578Updated 2 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆315Updated 10 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,028Updated last month
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆426Updated 3 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆410Updated last week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆647Updated 4 months ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆416Updated 2 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆972Updated 3 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆604Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆560Updated this week
• KastnerRG / riffa
  The RIFFA development repository
  ☆807Updated 9 months ago
• Digilent / vivado-library
  ☆607Updated 8 months ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆380Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,922Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆884Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,494Updated 3 weeks ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,740Updated 4 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆354Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆400Updated 6 months ago