Alternatives and similar repositories for verilog

Users that are interested in verilog are comparing it to the libraries listed below

• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆868Updated 4 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆530Updated 10 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,469Updated last month
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆857Updated 10 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆676Updated 10 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,933Updated 10 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,392Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆629Updated 9 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆713Updated 2 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆555Updated 4 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆414Updated 4 months ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆448Updated 3 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,518Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆700Updated last month
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,162Updated 8 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,911Updated 5 months ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆597Updated 4 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆587Updated last week
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆353Updated 8 years ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆600Updated 5 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆680Updated 6 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆959Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆566Updated 3 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆452Updated 8 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆638Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆919Updated 2 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆475Updated 2 months ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆767Updated last year
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆441Updated last year