seldridge / verilogLinks
Repository for basic (and not so basic) Verilog blocks with high re-use potential
☆594Updated 7 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- Various HDL (Verilog) IP Cores☆835Updated 4 years ago
- Verilog UART☆506Updated 7 months ago
- Verilog AXI stream components for FPGA implementation☆831Updated 7 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,377Updated last week
- Verilog I2C interface for FPGA implementation☆644Updated 7 months ago
- synthesiseable ieee 754 floating point library in verilog☆674Updated 2 years ago
- Common SystemVerilog components☆660Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆383Updated 2 weeks ago
- Verilog AXI components for FPGA implementation☆1,822Updated 7 months ago
- Bus bridges and other odds and ends☆589Updated 5 months ago
- training labs and examples☆432Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,339Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆516Updated 3 years ago
- Verilog PCI express components☆1,435Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆607Updated last week
- Contains the code examples from The UVM Primer Book sorted by chapters.☆571Updated 3 years ago
- Must-have verilog systemverilog modules☆1,843Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- Verilog SDRAM memory controller☆345Updated 8 years ago
- lowRISC Style Guides☆457Updated 3 months ago
- The UVM written in Python☆455Updated this week
- The RIFFA development repository☆849Updated last year
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆748Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- Xilinx Tcl Store☆368Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆523Updated 2 years ago