Alternatives and similar repositories for verilog:

Users that are interested in verilog are comparing it to the libraries listed below

• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆743Updated 3 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆446Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆777Updated 6 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,204Updated 3 weeks ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,211Updated 9 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,609Updated last year
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆576Updated 7 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆572Updated 2 weeks ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆564Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆521Updated 2 weeks ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,248Updated 9 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,010Updated last week
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆413Updated 2 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆399Updated 2 weeks ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆408Updated 3 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆848Updated last year
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆511Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆300Updated 9 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆591Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆641Updated 3 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆264Updated 4 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆389Updated 5 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆551Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆943Updated 3 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,716Updated 3 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆378Updated 7 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆403Updated 5 years ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆568Updated 4 years ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆473Updated 2 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆898Updated 3 months ago