amiq-consulting / CNN-using-HLSLinks
Convolutional Neural Network Using High Level Synthesis
☆90Updated 5 years ago
Alternatives and similar repositories for CNN-using-HLS
Users that are interested in CNN-using-HLS are comparing it to the libraries listed below
Sorting:
- Convolutional accelerator kernel, target ASIC & FPGA☆242Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆179Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆197Updated 8 years ago
- ☆124Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆180Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- FPGA and GPU acceleration of LeNet5☆35Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Updated 8 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- Vitis HLS Library for FINN☆213Updated 3 weeks ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 8 years ago
- Verilog implementation of Softmax function☆78Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆41Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆228Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Updated 2 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆133Updated 6 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆40Updated last year
- Some attempts to build CNN on PYNQ.☆25Updated 6 years ago
- IC implementation of TPU☆147Updated 6 years ago
- 中文：☆108Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆64Updated 3 years ago
- Convolutional Neural Network RTL-level Design☆74Updated 4 years ago