Convolutional Neural Network Using High Level Synthesis
☆90Sep 23, 2020Updated 5 years ago
Alternatives and similar repositories for CNN-using-HLS
Users that are interested in CNN-using-HLS are comparing it to the libraries listed below
Sorting:
- FPGA Accelerator for CNN using Vivado HLS☆333Oct 25, 2021Updated 4 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Jul 25, 2024Updated last year
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆26Oct 6, 2021Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 5 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆89Mar 15, 2019Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 4 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆768May 26, 2017Updated 8 years ago
- Machine learning on FPGAs using HLS☆1,812Updated this week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆76Jul 31, 2018Updated 7 years ago
- ☆250Oct 13, 2020Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 6 years ago
- ☆35Jul 24, 2019Updated 6 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Jan 6, 2026Updated last month
- FPGA and GPU acceleration of LeNet5☆35Jul 9, 2019Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆172Jul 25, 2019Updated 6 years ago
- ☆23Oct 7, 2021Updated 4 years ago
- Vitis HLS Library for FINN☆215Updated this week
- Implement Tiny YOLO v3 on ZYNQ☆310Apr 14, 2025Updated 10 months ago
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- ☆13Oct 26, 2023Updated 2 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- ☆117Jul 15, 2021Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆893Jul 29, 2024Updated last year