amiq-consulting / CNN-using-HLSLinks
Convolutional Neural Network Using High Level Synthesis
☆87Updated 4 years ago
Alternatives and similar repositories for CNN-using-HLS
Users that are interested in CNN-using-HLS are comparing it to the libraries listed below
Sorting:
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- Vitis HLS Library for FINN☆204Updated last week
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- ☆113Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- IC implementation of TPU☆128Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆11Updated last year
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- 中文:☆101Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- ☆65Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- Implementation of CNN using Verilog☆222Updated 7 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago