Convolutional Neural Network Using High Level Synthesis
☆88Sep 23, 2020Updated 6 years ago
Alternatives and similar repositories for CNN-using-HLS
Users that are interested in CNN-using-HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆45Jul 25, 2024Updated 2 years ago
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 9 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆92Mar 15, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆30Oct 6, 2021Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 8 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆780May 26, 2017Updated 9 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆394Jan 20, 2025Updated last year
- Machine learning on FPGAs using HLS☆2,197Updated this week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Oct 13, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆19Dec 11, 2018Updated 7 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆246Apr 12, 2021Updated 5 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆179Jul 25, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆252Oct 13, 2020Updated 6 years ago
- ☆10Oct 14, 2019Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆117Apr 3, 2020Updated 6 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆12Sep 30, 2020Updated 6 years ago
- ☆22Jun 10, 2020Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆326Apr 14, 2025Updated last year
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆19Jun 13, 2025Updated last year
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆340Jul 9, 2019Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆74Jun 11, 2019Updated 7 years ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 6 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆344Jan 20, 2025Updated last year
- Algorithmic C Machine Learning Library☆29Oct 13, 2026Updated 2 weeks ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆120Feb 22, 2021Updated 5 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆931Jul 29, 2024Updated 2 years ago