doctor3w / HLS-Cryptography-AcceleratorLinks
A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer
☆17Updated 6 years ago
Alternatives and similar repositories for HLS-Cryptography-Accelerator
Users that are interested in HLS-Cryptography-Accelerator are comparing it to the libraries listed below
Sorting:
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆24Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- ☆75Updated 10 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆58Updated 5 years ago
- ☆27Updated 5 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆26Updated last year
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- ☆15Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆15Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆15Updated 2 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- ☆23Updated 4 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆12Updated last year
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- view at https://xupsh.github.io/ccc2021/☆23Updated 3 years ago