doctor3w / HLS-Cryptography-AcceleratorLinks
A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer
☆18Updated 6 years ago
Alternatives and similar repositories for HLS-Cryptography-Accelerator
Users that are interested in HLS-Cryptography-Accelerator are comparing it to the libraries listed below
Sorting:
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆24Updated 4 years ago
- Design for using Ethernet on the ZCU102 development board☆13Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆111Updated last month
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- Public release☆54Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- ☆27Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- Distributed Accelerator OS☆63Updated 3 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- ☆24Updated 4 years ago
- ☆76Updated 10 years ago
- corundum work on vu13p☆19Updated last year
- ☆13Updated 2 years ago
- ☆58Updated last year
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago