doctor3w / HLS-Cryptography-Accelerator
A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer
☆16Updated 6 years ago
Alternatives and similar repositories for HLS-Cryptography-Accelerator:
Users that are interested in HLS-Cryptography-Accelerator are comparing it to the libraries listed below
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 10 months ago
- ☆23Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆24Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- HLS for Networks-on-Chip☆32Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆18Updated 9 years ago
- Introductory examples for using PYNQ with Alveo☆49Updated last year
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆20Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- Ratatoskr NoC Simulator☆22Updated 3 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆22Updated 2 years ago
- ☆25Updated 11 months ago
- HLS code for Network on Chip (NoC)☆16Updated 4 years ago
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated last year
- NeuraChip Accelerator Simulator☆11Updated 8 months ago
- ☆70Updated 10 years ago