A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer
☆18Dec 11, 2018Updated 7 years ago
Alternatives and similar repositories for HLS-Cryptography-Accelerator
Users that are interested in HLS-Cryptography-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- ☆12Apr 7, 2020Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆25Jun 28, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Design for using Ethernet on the ZCU102 development board☆16Dec 18, 2019Updated 6 years ago
- An open source FPGA miner for Blakecoin☆52Sep 22, 2014Updated 11 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- A high-performance hardware accelerator for compression/decompression algorithm library of zlib based on kunpeng processor☆17May 19, 2021Updated 5 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆137Apr 1, 2020Updated 6 years ago
- This is an example in C++ that uses Creo Toolkit C API to create an L-shaped extrusion with a hole feature. A menu lets you change the pa…☆15Nov 5, 2024Updated last year
- LLVM with SGX support☆13Feb 5, 2018Updated 8 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- ☆11Dec 26, 2021Updated 4 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆117Jun 27, 2018Updated 7 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆77Aug 29, 2024Updated last year
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- Plain C implementation of ProgPoW☆13Dec 30, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DeepMatch: Practical Deep Packet Inspection in the Data Plane using Network Processors☆15Dec 21, 2020Updated 5 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆137Sep 11, 2021Updated 4 years ago
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 8 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- ☆20May 8, 2012Updated 14 years ago
- Simple SAT solver with CDCL implemented in Python☆19Jan 5, 2023Updated 3 years ago
- 要是不做开源的话，我可能早就财务自由了吧？😅☆19Dec 20, 2021Updated 4 years ago
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 8 years ago
- Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code☆17Nov 21, 2016Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 5 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆103Jun 30, 2025Updated 10 months ago
- A collection of useful scripts for creating various disk and fs topologies☆11Jun 19, 2025Updated 11 months ago
- ☆17Aug 16, 2023Updated 2 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12May 12, 2026Updated last week
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆19Nov 26, 2020Updated 5 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Jun 15, 2025Updated 11 months ago