Jiawei888 / FPGA-CNN-Accelerator
The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through real-time handwritten digits input and MNIST test data set to verify the correctness and accuracy of the system.
☆9Updated 4 years ago
Alternatives and similar repositories for FPGA-CNN-Accelerator:
Users that are interested in FPGA-CNN-Accelerator are comparing it to the libraries listed below
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- Low-Precision YOLO on PYNQ with FINN☆30Updated last year
- cnn accelerator in vivado HLS☆9Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆26Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆48Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆15Updated 10 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- HLS code for a BNN accelerator☆15Updated 6 years ago
- ☆25Updated 2 months ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆27Updated 3 months ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 5 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 2 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆63Updated last month
- ☆29Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆34Updated 5 years ago
- Open-source of MSD framework☆16Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago