Jiawei888 / FPGA-CNN-AcceleratorLinks
The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through real-time handwritten digits input and MNIST test data set to verify the correctness and accuracy of the system.
☆11Updated 5 years ago
Alternatives and similar repositories for FPGA-CNN-Accelerator
Users that are interested in FPGA-CNN-Accelerator are comparing it to the libraries listed below
Sorting:
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- ☆26Updated 3 years ago
- ☆14Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- 2020 xilinx summer school☆19Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆19Updated last year
- ☆31Updated 9 months ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- ☆21Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆34Updated 2 years ago
- ☆17Updated 3 years ago
- ☆20Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆48Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Updated 3 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆53Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆25Updated 6 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 5 years ago