Jiawei888 / FPGA-CNN-Accelerator
The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through real-time handwritten digits input and MNIST test data set to verify the correctness and accuracy of the system.
☆9Updated 4 years ago
Alternatives and similar repositories for FPGA-CNN-Accelerator:
Users that are interested in FPGA-CNN-Accelerator are comparing it to the libraries listed below
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- 2020 xilinx summer school☆17Updated 4 years ago
- Low-Precision YOLO on PYNQ with FINN☆30Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- cnn accelerator in vivado HLS☆9Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- ☆26Updated 2 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆15Updated 9 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆32Updated 5 years ago
- ☆26Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆49Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆27Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆11Updated 2 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆63Updated last week
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆37Updated 4 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- FPGA实现动态图像识别☆15Updated 4 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated last year
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago