a2824256 / HLS-LeNetLinks
The CNN based on the Xilinx Vivado HLS
☆36Updated 3 years ago
Alternatives and similar repositories for HLS-LeNet
Users that are interested in HLS-LeNet are comparing it to the libraries listed below
Sorting:
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- 中文:☆101Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- ☆47Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆65Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago