a2824256 / HLS-LeNet
The CNN based on the Xilinx Vivado HLS
☆37Updated 3 years ago
Alternatives and similar repositories for HLS-LeNet:
Users that are interested in HLS-LeNet are comparing it to the libraries listed below
- hls code zynq 7020 pynq z2 CNN☆81Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆85Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- ☆45Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆110Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆38Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆38Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆91Updated 3 years ago
- 中文:☆97Updated 5 years ago
- ☆104Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- ☆63Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago