RyanMan1 / PYNQ-SVM-OpenHW-2020Links
A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects for HLS and tcl scripts to re-generate Vivado IPI overlay block designs.
☆16Updated 5 years ago
Alternatives and similar repositories for PYNQ-SVM-OpenHW-2020
Users that are interested in PYNQ-SVM-OpenHW-2020 are comparing it to the libraries listed below
Sorting:
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)☆26Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Pynq computer vision examples with an OV5640 camera☆48Updated 5 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆12Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- Ultra96 PYNQ入门之一次简单的总结☆13Updated 5 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- PYNQ Composabe Overlays☆73Updated last year
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Supporting Vector Machine Classsfications Using High-Level Synthesis☆7Updated 7 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15Updated 7 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 4 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- ☆89Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- This is just for Takk_Zynq_Labs test.☆27Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Updated 7 years ago