RyanMan1 / PYNQ-SVM-OpenHW-2020Links
A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects for HLS and tcl scripts to re-generate Vivado IPI overlay block designs.
☆16Updated 5 years ago
Alternatives and similar repositories for PYNQ-SVM-OpenHW-2020
Users that are interested in PYNQ-SVM-OpenHW-2020 are comparing it to the libraries listed below
Sorting:
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 5 years ago
- ☆36Updated last year
- Ultra96 PYNQ入门之一次简单的总结☆14Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Updated 3 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 4 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Updated last year
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- PYNQ Composabe Overlays☆74Updated last year
- ☆72Updated 7 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆34Updated 5 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- Digital Design Lab Spring 2019 Final Project☆13Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Some attempts to build CNN on PYNQ.☆25Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Updated 2 years ago
- ☆38Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Updated 6 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆19Updated last year
- AIChip 2021 project, NCKU☆17Updated 4 years ago
- ☆100Updated 5 years ago
- ☆45Updated this week