RyanMan1 / PYNQ-SVM-OpenHW-2020
A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects for HLS and tcl scripts to re-generate Vivado IPI overlay block designs.
☆16Updated 4 years ago
Alternatives and similar repositories for PYNQ-SVM-OpenHW-2020:
Users that are interested in PYNQ-SVM-OpenHW-2020 are comparing it to the libraries listed below
- Supporting Vector Machine Classsfications Using High-Level Synthesis☆7Updated 6 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14Updated 4 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆14Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆44Updated 11 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆33Updated 7 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆102Updated 2 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15Updated 6 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆29Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- ☆16Updated 4 years ago
- ☆14Updated 3 years ago
- IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)☆26Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆39Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆54Updated 3 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year