hlslibs / matchlib_connectionsLinks
Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)
☆39Updated last month
Alternatives and similar repositories for matchlib_connections
Users that are interested in matchlib_connections are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 2 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆52Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Next generation CGRA generator☆111Updated this week
- Algorithmic C Machine Learning Library☆23Updated 6 months ago
- ☆15Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆44Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 7 years ago