hlslibs / matchlib_connections
Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)
☆37Updated 5 months ago
Alternatives and similar repositories for matchlib_connections:
Users that are interested in matchlib_connections are comparing it to the libraries listed below
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- Public repository for PySysC, (From SC Common Practices Subgroup)☆51Updated last year
- HLS for Networks-on-Chip☆33Updated 4 years ago
- ☆15Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 4 months ago
- Tests for example Rocket Custom Coprocessors☆69Updated 5 years ago
- ☆42Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆26Updated 7 years ago
- Next generation CGRA generator☆108Updated this week
- ☆40Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last week
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Algorithmic C Machine Learning Library☆22Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- ☆16Updated 7 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆43Updated 4 years ago
- ☆42Updated this week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 3 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 4 months ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆37Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago