hlslibs / matchlib_connectionsLinks
Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)
☆43Updated 3 weeks ago
Alternatives and similar repositories for matchlib_connections
Users that are interested in matchlib_connections are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- Next generation CGRA generator☆118Updated last week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- ☆87Updated last year
- HLS for Networks-on-Chip☆39Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- Algorithmic C Machine Learning Library☆26Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Updated 2 years ago
- Public release☆58Updated 6 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 7 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆41Updated 3 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆129Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Updated 8 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Updated 2 years ago
- Example code for Modern SystemC using Modern C++☆69Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- ☆29Updated 6 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- ☆68Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago