hlslibs / matchlib_connections
Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)
☆36Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for matchlib_connections
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆49Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated last month
- ☆15Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- Next generation CGRA generator☆106Updated this week
- Project repo for the POSH on-chip network generator☆43Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆93Updated 7 months ago
- ☆42Updated 3 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆48Updated 10 months ago
- ☆75Updated last year
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆24Updated last month
- ☆66Updated last year
- SoCRocket - Core Repository☆33Updated 7 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- ☆52Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆43Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 4 months ago