hlslibs / matchlib_connectionsLinks
Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)
☆42Updated last month
Alternatives and similar repositories for matchlib_connections
Users that are interested in matchlib_connections are comparing it to the libraries listed below
Sorting:
- Next generation CGRA generator☆112Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 9 months ago
- Project repo for the POSH on-chip network generator☆48Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ☆66Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆57Updated 2 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆59Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆44Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆15Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆52Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- ☆86Updated last year
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- ☆81Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- Algorithmic C Machine Learning Library☆25Updated 6 months ago
- ☆68Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year