hlslibs / matchlib_connectionsLinks
Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)
☆43Updated 3 weeks ago
Alternatives and similar repositories for matchlib_connections
Users that are interested in matchlib_connections are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- Next generation CGRA generator☆116Updated this week
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last month
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Public release☆58Updated 6 years ago
- ☆67Updated 2 years ago
- ☆87Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆124Updated this week
- ☆28Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆49Updated 4 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- ☆28Updated 6 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Python wrapper for verilator model☆92Updated last year
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago