hlslibs / matchlib_connectionsLinks
Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)
☆43Updated this week
Alternatives and similar repositories for matchlib_connections
Users that are interested in matchlib_connections are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆118Updated last week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- ☆87Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 3 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- ☆67Updated 3 years ago
- Algorithmic C Machine Learning Library☆26Updated this week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆125Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated 3 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Updated last month
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- Public release☆58Updated 6 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆50Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago