hlslibs / matchlib_connections
Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)
☆38Updated 7 months ago
Alternatives and similar repositories for matchlib_connections:
Users that are interested in matchlib_connections are comparing it to the libraries listed below
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 2 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- Project repo for the POSH on-chip network generator☆45Updated 3 weeks ago
- Next generation CGRA generator☆111Updated this week
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 6 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- ☆18Updated 7 years ago
- ☆43Updated 5 years ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated 2 months ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆51Updated last year
- SoCRocket - Core Repository☆35Updated 8 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- ☆56Updated this week
- DASS HLS Compiler☆29Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆102Updated 2 weeks ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 11 months ago
- Ratatoskr NoC Simulator☆24Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated 2 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago