makslevental / openhls
PyTorch model to RTL flow for low latency inference
☆125Updated last year
Alternatives and similar repositories for openhls:
Users that are interested in openhls are comparing it to the libraries listed below
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆130Updated 2 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆212Updated 2 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆138Updated 2 weeks ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆165Updated this week
- ☆41Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆184Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- ☆33Updated last week
- ☆47Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆142Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆250Updated 9 months ago
- ☆87Updated last year
- ☆86Updated 9 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆21Updated 6 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆120Updated 2 years ago
- ☆71Updated 2 years ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆72Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆63Updated 2 weeks ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- ☆57Updated 4 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆83Updated last year
- eyeriss-chisel3☆40Updated 2 years ago