makslevental / openhls
PyTorch model to RTL flow for low latency inference
☆125Updated last year
Alternatives and similar repositories for openhls:
Users that are interested in openhls are comparing it to the libraries listed below
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆137Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆76Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆122Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆143Updated 2 weeks ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- A scalable High-Level Synthesis framework on MLIR☆255Updated 11 months ago
- ☆44Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆149Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆166Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆78Updated 8 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago
- ☆35Updated 3 weeks ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆188Updated 4 years ago
- ☆86Updated last year
- An Open-Source Tool for CGRA Accelerators☆63Updated 3 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆66Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆99Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- ☆90Updated 10 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated 3 weeks ago
- Vitis HLS Library for FINN☆192Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆137Updated 2 months ago
- ☆26Updated 5 months ago