makslevental / openhlsLinks
PyTorch model to RTL flow for low latency inference
☆130Updated last year
Alternatives and similar repositories for openhls
Users that are interested in openhls are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆80Updated 6 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆155Updated 2 weeks ago
- A scalable High-Level Synthesis framework on MLIR☆268Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆148Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- ☆59Updated this week
- ☆47Updated last month
- ☆56Updated 4 months ago
- ☆92Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆44Updated last week
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- An integrated CGRA design framework☆90Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- ☆86Updated last year
- ☆72Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- ☆36Updated 4 months ago