makslevental / openhlsLinks
PyTorch model to RTL flow for low latency inference
☆126Updated last year
Alternatives and similar repositories for openhls
Users that are interested in openhls are comparing it to the libraries listed below
Sorting:
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆170Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- A DSL for Systolic Arrays☆79Updated 6 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆152Updated 2 years ago
- ☆44Updated this week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- A scalable High-Level Synthesis framework on MLIR☆259Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆79Updated 2 weeks ago
- ☆53Updated 2 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- Allo: A Programming Model for Composable Accelerator Design☆235Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- ☆91Updated last year
- ☆35Updated 2 months ago
- ☆93Updated 11 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆86Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆33Updated 2 weeks ago