makslevental / openhlsLinks
PyTorch model to RTL flow for low latency inference
☆131Updated last year
Alternatives and similar repositories for openhls
Users that are interested in openhls are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆82Updated 7 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆230Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆148Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆169Updated last month
- ☆61Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated 2 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆284Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- ☆38Updated 8 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An Open-Source Tool for CGRA Accelerators☆77Updated 3 months ago
- NeuraLUT-Assemble☆46Updated 3 months ago
- Train and deploy LUT-based neural networks on FPGAs☆102Updated last year
- ☆61Updated 8 months ago
- ☆53Updated 5 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆204Updated 5 years ago
- ☆65Updated 7 months ago
- An integrated CGRA design framework☆91Updated 8 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆55Updated 4 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- RTL implementation of Flex-DPE.☆115Updated 5 years ago