makslevental / openhlsLinks
PyTorch model to RTL flow for low latency inference
☆131Updated last year
Alternatives and similar repositories for openhls
Users that are interested in openhls are comparing it to the libraries listed below
Sorting:
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆150Updated last week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated 2 weeks ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- A scalable High-Level Synthesis framework on MLIR☆272Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆157Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- ☆49Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- ☆37Updated 5 months ago
- ☆57Updated 5 months ago
- An integrated CGRA design framework☆90Updated 5 months ago
- ☆60Updated this week
- ☆63Updated 4 months ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆62Updated 5 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆46Updated 3 weeks ago
- ☆92Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆137Updated 2 months ago