makslevental / openhls
PyTorch model to RTL flow for low latency inference
☆126Updated last year
Alternatives and similar repositories for openhls:
Users that are interested in openhls are comparing it to the libraries listed below
- AutoSA: Polyhedral-Based Systolic Array Compiler☆214Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated 2 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆131Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆145Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆252Updated 10 months ago
- ☆42Updated last week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆141Updated last month
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆165Updated this week
- A DSL for Systolic Arrays☆79Updated 6 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆186Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆89Updated 5 months ago
- ☆48Updated last month
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆75Updated last month
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- ☆86Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- STONNE: A Simulation Tool for Neural Networks Engines☆125Updated 9 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- An integrated CGRA design framework☆87Updated last week
- ☆87Updated 9 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆64Updated last week
- Release of stream-specialization software/hardware stack.☆121Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆22Updated 6 months ago