PyTorch model to RTL flow for low latency inference
β131Mar 15, 2024Updated 2 years ago
Alternatives and similar repositories for openhls
Users that are interested in openhls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- π₯ π― (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.β15Nov 15, 2022Updated 3 years ago
- A hardware synthesis framework with multi-level paradigmβ45Jan 10, 2025Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLSβ101Sep 27, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIRβ299May 15, 2024Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.β129Dec 20, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways β’ AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Conversions to MLIR EmitCβ135Dec 12, 2024Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.β55Jul 17, 2023Updated 2 years ago
- Bridging polyhedral analysis tools to the MLIR frameworkβ119Sep 9, 2023Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.β41May 17, 2022Updated 4 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)β339Apr 20, 2024Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLSβ11Aug 22, 2021Updated 4 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binarβ¦β190Mar 8, 2026Updated 3 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.β341Jan 20, 2025Updated last year
- Allo Accelerator Design and Programming Framework (PLDI'24)β385May 13, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available β’ AdRun AI, ML, and HPC workloads on powerful cloud GPUsβwithout limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devicesβ12Jul 1, 2021Updated 4 years ago
- A lightweight, Pythonic, frontend for MLIRβ80Oct 21, 2023Updated 2 years ago
- A stream to RTL compiler based on MLIR and CIRCTβ16Nov 15, 2022Updated 3 years ago
- MLIR+EqSatβ27Jan 10, 2026Updated 5 months ago
- Circuit IR Compilers and Toolsβ2,159Updated this week
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.β18Dec 29, 2024Updated last year
- β140Updated this week
- PandA-bambu public repositoryβ336Updated this week
- β20Dec 3, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits β’ AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SAMO: Streaming Architecture Mapping Optimisationβ36Oct 4, 2023Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator designβ42Sep 18, 2024Updated last year
- EQueue Dialectβ43Feb 3, 2022Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compilerβ242Dec 8, 2022Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.β127Jan 3, 2023Updated 3 years ago
- XLS: Accelerated HW Synthesisβ1,498Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.β67Oct 9, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Designβ38Jan 16, 2025Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)β63Mar 17, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean β’ AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- β87Mar 5, 2024Updated 2 years ago
- high-performance RTL simulatorβ194Jun 19, 2024Updated last year
- Machine learning on FPGAs using HLSβ2,020Updated this week
- β17Feb 3, 2023Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)β173Nov 7, 2023Updated 2 years ago
- An MLIR-based toy DL compiler for TVM Relay.β62Oct 16, 2022Updated 3 years ago
- A list of tutorials, paper, talks, and open-source projects for emerging compiler and architectureβ528Jan 15, 2025Updated last year