FedericoSerafini / HLS-CNNLinks
High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.
☆41Updated last year
Alternatives and similar repositories for HLS-CNN
Users that are interested in HLS-CNN are comparing it to the libraries listed below
Sorting:
- ☆113Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 2 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆183Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆123Updated 5 months ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- ☆15Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆83Updated 6 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- IC implementation of TPU☆128Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 6 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- ☆43Updated 4 years ago
- ☆65Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆135Updated 5 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- AMD University Program HLS tutorial☆99Updated 9 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆21Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆43Updated 10 months ago
- Vitis HLS Library for FINN☆204Updated last week