dsdnu / zynet
☆19Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for zynet
- FPGA Design of a Neural Network for Color Detection☆72Updated 6 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆47Updated 2 weeks ago
- Lecture about FIR filter on an FPGA☆13Updated 6 months ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆31Updated 6 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆9Updated 7 months ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23Updated 6 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆74Updated 4 years ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆30Updated 3 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆74Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated 2 years ago
- ☆78Updated last year
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆35Updated 9 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆127Updated 5 months ago
- ☆15Updated last year
- ☆26Updated 7 months ago
- PYNQ support and examples for Kria SOMs☆92Updated 3 months ago
- Implementing Different Adder Structures in Verilog☆60Updated 5 years ago
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆23Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆96Updated 9 months ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆100Updated 5 years ago
- ☆51Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆36Updated 11 months ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆32Updated 5 months ago
- This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.☆52Updated last week
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆22Updated 3 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆81Updated 2 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆14Updated 3 weeks ago