dsdnu / zynet
☆21Updated 4 years ago
Alternatives and similar repositories for zynet:
Users that are interested in zynet are comparing it to the libraries listed below
- Lecture about FIR filter on an FPGA☆11Updated 9 months ago
- FPGA Design of a Neural Network for Color Detection☆75Updated 2 weeks ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆57Updated 3 months ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆103Updated 4 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆22Updated 9 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆14Updated 10 months ago
- ☆53Updated 7 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆141Updated 8 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 6 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆105Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆33Updated 8 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆44Updated 4 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆188Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆134Updated 4 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆77Updated last year
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆32Updated last week
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆33Updated 9 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆26Updated 5 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆29Updated 9 years ago
- FPGA Design of a Spiking Neural Network.☆36Updated 9 months ago
- ☆19Updated 4 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆65Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆71Updated last year
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆12Updated last year
- RISC V core implementation using Verilog.☆26Updated 3 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆21Updated 3 years ago
- ☆16Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆57Updated last year