dsdnu / zynet
☆21Updated 4 years ago
Alternatives and similar repositories for zynet:
Users that are interested in zynet are comparing it to the libraries listed below
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 4 months ago
- FPGA Design of a Neural Network for Color Detection☆75Updated last month
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆106Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆145Updated 9 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆33Updated 10 months ago
- ☆54Updated 9 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆17Updated 11 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆10Updated 7 months ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- PYNQ Composabe Overlays☆70Updated 9 months ago
- This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.☆59Updated 3 weeks ago
- UVM and System Verilog Manuals☆40Updated 6 years ago
- A 2D convolution hardware implementation written in Verilog☆44Updated 4 years ago
- An implementation of the CORDIC algorithm in Verilog.☆91Updated 6 years ago
- Lecture about FIR filter on an FPGA☆11Updated 10 months ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆33Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆195Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆51Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆44Updated 9 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆52Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆72Updated last year
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23Updated 10 months ago
- opensource EDA tool flor VLSI design☆32Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆28Updated 4 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 3 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆16Updated last year