dsdnu / zynet
☆21Updated 4 years ago
Alternatives and similar repositories for zynet:
Users that are interested in zynet are comparing it to the libraries listed below
- FPGA Design of a Neural Network for Color Detection☆75Updated 2 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 5 months ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆107Updated 5 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23Updated 11 months ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆34Updated 11 months ago
- Lecture about FIR filter on an FPGA☆12Updated 11 months ago
- A 2D convolution hardware implementation written in Verilog☆44Updated 4 years ago
- ☆55Updated 10 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆19Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆10Updated 8 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆125Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆84Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆145Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆149Updated 10 months ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆197Updated last year
- ☆92Updated last year
- PYNQ Composabe Overlays☆71Updated 10 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆264Updated last year
- ☆87Updated last year
- Verilog modules required to get the OV7670 camera working☆68Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 3 years ago
- An implementation of the CORDIC algorithm in Verilog.☆93Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆54Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆102Updated 2 years ago