dsdnu / zynet
☆20Updated 4 years ago
Alternatives and similar repositories for zynet:
Users that are interested in zynet are comparing it to the libraries listed below
- FPGA Design of a Neural Network for Color Detection☆73Updated 8 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆53Updated 2 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆13Updated 9 months ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆100Updated 4 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆22Updated 8 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 5 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- CNN-to-FPGA-framework for small CNN, written in VHDL and Python☆19Updated 3 years ago
- RISC V core implementation using Verilog.☆26Updated 3 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆21Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆32Updated 8 months ago
- A 2D convolution hardware implementation written in Verilog☆45Updated 4 years ago
- ☆53Updated 6 months ago
- Lecture about FIR filter on an FPGA☆11Updated 8 months ago
- PYNQ Composabe Overlays☆69Updated 7 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆135Updated 7 months ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆38Updated 7 months ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆187Updated last year
- PYNQ support and examples for Kria SOMs☆101Updated 5 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆82Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆54Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆41Updated 11 months ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆32Updated 3 years ago
- Vitis Model Composer Examples and Tutorials☆80Updated this week
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆22Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆25Updated 5 years ago
- ☆27Updated 9 months ago