valar1234 / SDAILinks
An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool
☆16Updated 8 years ago
Alternatives and similar repositories for SDAI
Users that are interested in SDAI are comparing it to the libraries listed below
Sorting:
- HLS implemented systolic array structure☆41Updated 8 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- ☆72Updated 2 years ago
- ☆71Updated 5 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆35Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆73Updated 7 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 5 years ago
- ☆65Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Updated 8 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 8 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆47Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- MAERI public release☆31Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13Updated 9 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 6 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Updated 6 years ago
- CNN accelerator☆29Updated 8 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- MAESTRO binary release☆22Updated 6 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆76Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago