valar1234 / SDAI
An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool
☆15Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for SDAI
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- ☆69Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆44Updated 6 years ago
- CNN accelerator☆27Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- MAERI public release☆31Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- ☆22Updated 5 years ago
- ☆32Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ☆70Updated last year
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- Residual Binarized Neural Network☆44Updated 6 years ago
- ☆55Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆25Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago