valar1234 / SDAI
An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool
☆15Updated 8 years ago
Alternatives and similar repositories for SDAI:
Users that are interested in SDAI are comparing it to the libraries listed below
- HLS implemented systolic array structure☆41Updated 7 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆56Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆49Updated 6 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆28Updated 4 years ago
- ☆71Updated 2 years ago
- ☆63Updated 6 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆70Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 6 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- ☆14Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆12Updated 4 years ago
- CNN accelerator☆27Updated 7 years ago
- ☆83Updated 4 years ago