valar1234 / SDAI
An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool
☆15Updated 7 years ago
Related projects: ⓘ
- CNN accelerator☆26Updated 7 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- HLS implemented systolic array structure☆38Updated 6 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆26Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆32Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- RISC-V ISA based 32-bit processor written in HLS☆15Updated 4 years ago
- Updated version of the XUP Workshops☆17Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆20Updated 5 years ago
- ☆21Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- ☆58Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆11Updated 8 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆30Updated 5 years ago
- ☆65Updated last year
- Designs for finalist teams of the DAC System Design Contest☆34Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆25Updated 4 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆20Updated 5 years ago
- ☆67Updated 4 years ago
- PYNQ demo as seen at FPL 2018☆20Updated 3 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Updated 6 years ago