valar1234 / SDAILinks
An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool
☆15Updated 8 years ago
Alternatives and similar repositories for SDAI
Users that are interested in SDAI are comparing it to the libraries listed below
Sorting:
- HLS implemented systolic array structure☆41Updated 7 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- CNN accelerator☆27Updated 7 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆71Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- ☆71Updated 5 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆16Updated 4 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- ☆65Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆33Updated 6 years ago
- ☆24Updated 4 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- MAESTRO binary release☆22Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- ☆4Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago