amiq-consulting / image-upscaling-CNNLinks
How to Accelerate an Image Upscaling CNN on FPGA Using HLS
☆25Updated 4 years ago
Alternatives and similar repositories for image-upscaling-CNN
Users that are interested in image-upscaling-CNN are comparing it to the libraries listed below
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- ☆70Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Bitmap Processing Library & AXI-Stream Video Image VIP☆34Updated 3 years ago
- A repository for SystemC Learning examples☆71Updated 3 years ago
- ☆37Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- AIChip 2021 project, NCKU☆18Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆26Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A 2D convolution hardware implementation written in Verilog☆50Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 6 years ago
- PYNQ Composabe Overlays☆73Updated last year
- ☆14Updated 2 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago