amiq-consulting / image-upscaling-CNNLinks
How to Accelerate an Image Upscaling CNN on FPGA Using HLS
☆24Updated 3 years ago
Alternatives and similar repositories for image-upscaling-CNN
Users that are interested in image-upscaling-CNN are comparing it to the libraries listed below
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆55Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- AIChip 2021 project, NCKU☆18Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- ☆65Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆32Updated 3 years ago
- 一个基于AXI接口的PL端卷积加速器,可由PS端调用☆13Updated 2 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- 文档编写☆13Updated 4 years ago
- ☆55Updated last year
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆39Updated 11 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 7 months ago
- ☆14Updated 2 years ago