amiq-consulting / image-upscaling-CNNLinks
How to Accelerate an Image Upscaling CNN on FPGA Using HLS
☆24Updated 3 years ago
Alternatives and similar repositories for image-upscaling-CNN
Users that are interested in image-upscaling-CNN are comparing it to the libraries listed below
Sorting:
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- ☆65Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- A 2D convolution hardware implementation written in Verilog☆48Updated 4 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆34Updated 6 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- AIChip 2021 project, NCKU☆18Updated 4 years ago
- ☆14Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆139Updated 5 months ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 8 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Zynq-7000 DPU TRD☆46Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- AXI Interconnect☆52Updated 4 years ago