amiq-consulting / image-upscaling-CNN
How to Accelerate an Image Upscaling CNN on FPGA Using HLS
☆20Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for image-upscaling-CNN
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆46Updated 7 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- ☆60Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- Zynq-7000 DPU TRD☆43Updated 5 years ago
- A 2D convolution hardware implementation written in Verilog☆42Updated 3 years ago
- ☆43Updated 6 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆16Updated 3 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆128Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals,this SoC run a CNN. The…☆10Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year