How to Accelerate an Image Upscaling CNN on FPGA Using HLS
☆29Oct 6, 2021Updated 4 years ago
Alternatives and similar repositories for image-upscaling-CNN
Users that are interested in image-upscaling-CNN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆19May 30, 2020Updated 6 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆22Oct 17, 2022Updated 3 years ago
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆11Sep 19, 2025Updated 10 months ago
- ☆20Jun 16, 2026Updated last month
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 8 years ago
- A Convolutional Neural Network Accelerator, which increases the process of convolution calculation. Based on Xilinx HLS design suite.☆12Jul 29, 2021Updated 4 years ago
- This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sen…☆19May 1, 2022Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Image Processing on FPGA using VHDL☆43Jul 19, 2014Updated 12 years ago
- A 4x4 Weight Stationary Systolic Array Implementation☆15Oct 16, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆25Aug 19, 2016Updated 9 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 9 years ago
- Eric's branch of Doxverilog (doxygen + doxverilog patch)☆15Jun 6, 2012Updated 14 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- This is a myhdl test environment for the open-cores jpeg_encoder.☆19Oct 23, 2016Updated 9 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆46Jul 25, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The Go programming language☆15Aug 27, 2018Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 4 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated this week
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆207Nov 14, 2021Updated 4 years ago
- This is our Compiler Design project for 6th semester.☆12May 15, 2022Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆92Mar 15, 2019Updated 7 years ago
- This is a repository about how you can Controll KK 2.1.5 flght Controller by using the Rapsberry pi 3.☆12Sep 19, 2019Updated 6 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆40Aug 26, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- 프론트 개발자 여자친구의 특별한 생일 이벤트 프로젝트 🎉☆10Oct 23, 2023Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆20Nov 23, 2023Updated 2 years ago
- Code for Disambiguating Monocular Depth Estimation with a Single Transient☆12Sep 8, 2020Updated 5 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- ☆12Jan 19, 2019Updated 7 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago