StefanSredojevic / Deep-Neural-Network-Hardware-AcceleratorLinks
SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software
☆112Updated 5 years ago
Alternatives and similar repositories for Deep-Neural-Network-Hardware-Accelerator
Users that are interested in Deep-Neural-Network-Hardware-Accelerator are comparing it to the libraries listed below
Sorting:
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆53Updated 8 years ago
- A convolutional neural network implemented in hardware (verilog)☆165Updated 8 years ago
- IC implementation of TPU☆140Updated 5 years ago
- RISC-V Integration for PYNQ☆179Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆71Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆171Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆85Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- Pynq projects and guides☆29Updated 7 years ago
- An implementation of the CORDIC algorithm in Verilog.☆105Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆97Updated 6 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆64Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆247Updated 6 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Updated 6 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆235Updated 2 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆113Updated 7 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Updated 4 years ago
- ☆66Updated 3 years ago