StefanSredojevic / Deep-Neural-Network-Hardware-AcceleratorLinks
SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software
☆110Updated 5 years ago
Alternatives and similar repositories for Deep-Neural-Network-Hardware-Accelerator
Users that are interested in Deep-Neural-Network-Hardware-Accelerator are comparing it to the libraries listed below
Sorting:
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- IC implementation of TPU☆128Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆108Updated 6 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated 2 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 7 years ago
- An implementation of the CORDIC algorithm in Verilog.☆98Updated 6 years ago
- PYNQ Composabe Overlays☆73Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆182Updated 8 years ago
- ☆65Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- round robin arbiter☆74Updated 11 years ago
- DPU on PYNQ☆225Updated last year
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- FFT generator using Chisel☆62Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆66Updated 3 years ago
- Implementation of CNN using Verilog☆222Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago