hlslibs / ac_mlLinks
Algorithmic C Machine Learning Library
☆26Updated 7 months ago
Alternatives and similar repositories for ac_ml
Users that are interested in ac_ml are comparing it to the libraries listed below
Sorting:
- ☆27Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated 2 months ago
- Tutorials on HLS Design☆52Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- matrix-coprocessor for RISC-V☆19Updated 3 months ago
- Example code for Modern SystemC using Modern C++☆64Updated 2 years ago
- BlackParrot on Zynq☆44Updated 4 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- ☆4Updated 4 years ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆87Updated 2 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- A repository for SystemC Learning examples☆70Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated last month
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆110Updated this week
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- ☆47Updated 3 months ago
- Public release☆57Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated last month
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆8Updated 2 years ago