hlslibs / ac_mlLinks
Algorithmic C Machine Learning Library
☆26Updated 8 months ago
Alternatives and similar repositories for ac_ml
Users that are interested in ac_ml are comparing it to the libraries listed below
Sorting:
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆27Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 11 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last month
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- A repository for SystemC Learning examples☆70Updated 2 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- BlackParrot on Zynq☆46Updated 6 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 7 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 3 weeks ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆78Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- ☆48Updated 4 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆73Updated last week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆124Updated 2 years ago
- Example code for Modern SystemC using Modern C++☆64Updated 2 years ago
- matrix-coprocessor for RISC-V☆19Updated 4 months ago
- Public release☆57Updated 6 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆33Updated last year