hlslibs / ac_mlLinks
Algorithmic C Machine Learning Library
☆23Updated 5 months ago
Alternatives and similar repositories for ac_ml
Users that are interested in ac_ml are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- ☆27Updated 5 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- SystemC training aimed at TLM.☆29Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- BlackParrot on Zynq☆41Updated 2 months ago
- ☆26Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆43Updated 8 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- ☆28Updated 4 years ago
- ☆29Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated last week
- ☆16Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago