hlslibs / ac_mlLinks
Algorithmic C Machine Learning Library
☆26Updated last week
Alternatives and similar repositories for ac_ml
Users that are interested in ac_ml are comparing it to the libraries listed below
Sorting:
- ☆28Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆77Updated last month
- HLS for Networks-on-Chip☆39Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- BlackParrot on Zynq☆47Updated 3 weeks ago
- Tutorials on HLS Design☆52Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆102Updated last week
- Public release☆58Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆40Updated 2 months ago
- matrix-coprocessor for RISC-V☆28Updated last month
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- ☆61Updated 8 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- ☆72Updated 2 years ago