agra-uni-bremen / riscv-vpLinks
RISC-V Virtual Prototype
☆179Updated 10 months ago
Alternatives and similar repositories for riscv-vp
Users that are interested in riscv-vp are comparing it to the libraries listed below
Sorting:
- ☆190Updated last year
- A modeling library with virtual components for SystemC and TLM simulators☆169Updated this week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- RISC-V Verification Interface☆107Updated 3 weeks ago
- RISC-V Torture Test☆200Updated last year
- ☆148Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Learn systemC with examples☆123Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- RISC-V System on Chip Template☆159Updated 2 months ago
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- ☆99Updated 2 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- ☆96Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- A Tiny Processor Core☆113Updated 3 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- RISC-V Virtual Prototype☆44Updated 4 years ago
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago