agra-uni-bremen / riscv-vpView external linksLinks
RISC-V Virtual Prototype
☆185Dec 13, 2024Updated last year
Alternatives and similar repositories for riscv-vp
Users that are interested in riscv-vp are comparing it to the libraries listed below
Sorting:
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- RISC-V SystemC-TLM simulator☆338Nov 8, 2025Updated 3 months ago
- RISC-V Virtual Prototype☆46Oct 1, 2021Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Jan 12, 2026Updated last month
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆129Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆268May 21, 2025Updated 8 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆179Updated this week
- QEMU libsystemctlm-soc co-simulation demos.☆159May 21, 2025Updated 8 months ago
- ☆194Dec 14, 2023Updated 2 years ago
- Qbox☆83Updated this week
- SystemC Reference Implementation☆641Dec 2, 2025Updated 2 months ago
- RISC-V Verification Interface☆141Jan 28, 2026Updated 2 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆337Jan 21, 2026Updated 3 weeks ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆17Sep 17, 2013Updated 12 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆30Aug 23, 2018Updated 7 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated 2 weeks ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆15Mar 25, 2025Updated 10 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Nov 20, 2024Updated last year
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆26Nov 14, 2022Updated 3 years ago
- Learn systemC with examples☆130Dec 21, 2022Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 3 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- PCI Express controller model☆72Oct 5, 2022Updated 3 years ago
- ☆12Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Oct 8, 2024Updated last year
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Feb 10, 2026Updated last week
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Feb 8, 2026Updated last week
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆517Apr 8, 2024Updated last year
- Archives of SystemC from The Ground Up Book Exercises☆34Nov 14, 2022Updated 3 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- Virtual Platform for NVDLA☆161Aug 23, 2018Updated 7 years ago