sutajiokousagi / betrusted-soc
betrusted.io main SoC design
☆12Updated 5 years ago
Alternatives and similar repositories for betrusted-soc:
Users that are interested in betrusted-soc are comparing it to the libraries listed below
- Hardware random number generator for FPGAs☆9Updated 9 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- A simple Hello World for x86_64 UEFI using fasmg☆25Updated 8 years ago
- Tools created for the DARPA Cyber Grand Challenge that visualize software execution based on traces generated by the CGC Monitor and a Un…☆14Updated 6 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆12Updated last year
- coreboot for HiFive1☆12Updated 7 years ago
- Documentation on the Xous operating system☆31Updated 7 months ago
- RISC-V Configuration Structure☆37Updated 3 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆29Updated this week
- Framework for building transparent memory encryption and authentication solutions☆26Updated 6 years ago
- Sled System Emulator☆28Updated 2 months ago
- USB armory - boot loader☆34Updated last month
- ☆15Updated 4 years ago
- Collection of RISC-V exploits☆29Updated 5 years ago
- Thunderclap hardware for Intel Arria 10 FPGA☆32Updated 5 years ago
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆14Updated this week
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆13Updated 2 months ago
- ☆14Updated 11 months ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated 5 months ago
- Camellia cipher SIMD vector implementations for x86 (with AES-NI, VAES and/or GFNI instructions), ARM (with ARMv8 Crypto Extension instru…☆17Updated last year
- tiny embedded MIPS virtualization platform - a very small and lean hypervisor using MIPS R5 hardware VZ option for embedded systems (IoT …☆19Updated last year
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated last year
- QEmu backend for avatar²☆21Updated 2 months ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆45Updated 8 months ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- Custom PSP app framework☆15Updated 3 years ago
- small experiment to learn some rust via a nRF24 Enhanced Shockburst receiver (2SPS IQ -> packets)☆12Updated 4 years ago
- This is a higan/Verilator co-simulation example/framework☆49Updated 6 years ago