Alternatives and similar repositories for betrusted-soc:

Users that are interested in betrusted-soc are comparing it to the libraries listed below

• PSPReverse / PSPTrace
  correlate an SPI capture of an AMD boot procedure to the PSP firmware components
  ☆13Updated last year
• Phantom1003 / QARMA64
  QARMA block cipher in C
  ☆26Updated 2 years ago
• chrysh / riscv_exploitation
  Collection of RISC-V exploits
  ☆29Updated 5 years ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 4 months ago
• PSPReverse / psp-apps
  Custom PSP app framework
  ☆15Updated 4 years ago
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆36Updated 3 years ago
• flothrone / intelme
  ☆15Updated 4 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆29Updated last year
• moyix / 2_ffast_2_furious
  A more realistic demo of a buffer overflow cause by -ffast-math
  ☆11Updated 2 years ago
• gamozolabs / riscv
  A div-less, mul-less, atomic-less `rv64i` compiler toolchain using purely clang, musl, and compiler-rt
  ☆29Updated 5 years ago
• riscv-admin / riscv-landscape
  🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…
  ☆14Updated this week
• stefanpie / sa-placer
  ☆14Updated last year
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆34Updated last month
• ptresearch / unME12
  ☆44Updated 6 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆30Updated this week
• lowRISC / manticore
  ☆16Updated 2 years ago
• tudinfse / SpecFuzz
  A tool to enable fuzzing for Spectre vulnerabilities
  ☆30Updated 5 years ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆18Updated 5 years ago
• peterbjornx / me_sa86_exploit
  Exploit generator for Intel ME 11 buffer overflow
  ☆32Updated 5 years ago
• teknohog / rautanoppa
  Hardware random number generator for FPGAs
  ☆9Updated 9 years ago
• isec-tugraz / memsec
  Framework for building transparent memory encryption and authentication solutions
  ☆26Updated 6 years ago
• hardenedlinux / coreboot4HiFive1
  coreboot for HiFive1
  ☆12Updated 7 years ago
• mfthomps / Visualization-of-Software-Execution
  Tools created for the DARPA Cyber Grand Challenge that visualize software execution based on traces generated by the CGC Monitor and a Un…
  ☆14Updated 6 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆16Updated 2 years ago
• marcnewlin / rust-nrf24-receiver-experiment
  small experiment to learn some rust via a nRF24 Enhanced Shockburst receiver (2SPS IQ -> packets)
  ☆12Updated 4 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• IntelLabs / c3-simulator
  C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data e…
  ☆16Updated 4 months ago
• sca-research / GILES
  ☆12Updated 3 years ago
• bandvig / or1k_marocchino
  OpenRISC processor IP core based on Tomasulo algorithm
  ☆10Updated 3 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 weeks ago