sutajiokousagi / betrusted-soc
betrusted.io main SoC design
☆12Updated 5 years ago
Alternatives and similar repositories for betrusted-soc
Users that are interested in betrusted-soc are comparing it to the libraries listed below
Sorting:
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆35Updated 4 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Custom PSP app framework☆15Updated 4 years ago
- Hardware random number generator for FPGAs☆9Updated 10 years ago
- coreboot for HiFive1☆12Updated 7 years ago
- small experiment to learn some rust via a nRF24 Enhanced Shockburst receiver (2SPS IQ -> packets)☆12Updated 4 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated last week
- RISC-V BSV Specification☆20Updated 5 years ago
- RISC-V Configuration Structure☆38Updated 6 months ago
- QARMA block cipher in C☆30Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last week
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆13Updated last month
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 4 years ago
- Framework for building transparent memory encryption and authentication solutions☆27Updated 6 years ago
- Simplified version of flashrom for installing new system firmware☆21Updated 2 years ago
- A div-less, mul-less, atomic-less `rv64i` compiler toolchain using purely clang, musl, and compiler-rt☆30Updated 5 years ago
- Noir Computer☆16Updated last year
- Betrusted embedded controller (UP5K)☆45Updated last year
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- Tools for testing C compilers for the correct handling of volatile objects.☆26Updated 10 years ago
- ☆14Updated last year
- Sail code model of the CHERIoT ISA☆37Updated this week
- Thunderclap hardware for Intel Arria 10 FPGA☆32Updated 5 years ago
- ☆20Updated 3 years ago
- Upstream eglibc + xilinx branches☆16Updated 11 years ago
- An open-source custom cache generator.☆33Updated last year
- RISC-V Instruction Set Metadata☆41Updated 6 years ago