sutajiokousagi / betrusted-soc
betrusted.io main SoC design
☆12Updated 5 years ago
Alternatives and similar repositories for betrusted-soc:
Users that are interested in betrusted-soc are comparing it to the libraries listed below
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆13Updated last year
- QARMA block cipher in C☆27Updated 2 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- Custom PSP app framework☆15Updated 4 years ago
- A div-less, mul-less, atomic-less `rv64i` compiler toolchain using purely clang, musl, and compiler-rt☆29Updated 5 years ago
- Framework for building transparent memory encryption and authentication solutions☆27Updated 6 years ago
- QEmu backend for avatar²☆21Updated this week
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆35Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆14Updated this week
- Tools created for the DARPA Cyber Grand Challenge that visualize software execution based on traces generated by the CGC Monitor and a Un…☆14Updated 6 years ago
- ☆20Updated 3 years ago
- Noir Computer☆16Updated last year
- A tool to enable fuzzing for Spectre vulnerabilities☆30Updated 5 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆32Updated last week
- Documentation about the reversed engineered PSP interfaces/hardware components.☆26Updated 3 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated 7 months ago
- Sled System Emulator☆28Updated last month
- Modelsim QEMU Unicorn integration via the FLI☆14Updated 2 years ago
- RISC-V Configuration Structure☆37Updated 5 months ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 2 years ago
- Sail code model of the CHERIoT ISA☆35Updated 2 weeks ago
- A framework for parsing binary data.☆16Updated 2 years ago
- ☆14Updated last year
- IRSIM switch-level simulator for digital circuits☆32Updated 11 months ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated 3 weeks ago
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- Hardware random number generator for FPGAs☆9Updated 9 years ago
- The Keccak hash algorithm implemented inside of a RAR archive using the RAR filter assembly language☆23Updated 10 years ago