Alternatives and similar repositories for betrusted-soc

Users that are interested in betrusted-soc are comparing it to the libraries listed below

• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆19Updated 3 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆31Updated 4 months ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.
  ☆38Updated last week
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆39Updated 4 years ago
• siliconcompiler / zerosoc
  Demo SoC for SiliconCompiler.
  ☆62Updated this week
• riscvarchive / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated last year
• open-isa-org / open-isa.org
  Software, tools, documentation for Vegaboard platform
  ☆64Updated 6 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 9 months ago
• antonblanchard / chiselwatt
  A tiny POWER Open ISA soft processor written in Chisel
  ☆113Updated 2 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 5 years ago
• enjoy-digital / pcie_analyzer
  PCIe analyzer experiments
  ☆64Updated 5 years ago
• VLSIDA / OpenCache
  An open-source custom cache generator.
  ☆34Updated last year
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆76Updated this week
• tenstorrent / rv-core-dv-kit
  ☆29Updated 11 months ago
• clairexen / picorv
  PicoRV
  ☆43Updated 5 years ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆99Updated 3 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆48Updated 2 years ago
• himanshu5-prog / vortexGPU
  ☆24Updated 4 years ago
• secworks / blake2s
  Verilog implementation of the 32-bit version of the Blake2 hash function
  ☆21Updated last month
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆45Updated 3 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆55Updated 10 months ago
• SymbiFlow / yosys
  SymbiFlow WIP changes for Yosys Open SYnthesis Suite
  ☆40Updated last year
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 4 years ago
• Open-Source-Hardware-Initiative / AES
  Open Source AES
  ☆31Updated 3 months ago
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆39Updated 10 months ago
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 3 years ago
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆75Updated 11 years ago
• betrusted-io / betrusted-soc
  Betrusted main SoC design
  ☆156Updated 6 months ago
• colinoflynn / xdomain-dpa-m23
  Cross-Domain DPA Attack on SAML11
  ☆17Updated 6 years ago