jeras / rp32
RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
☆12Updated this week
Alternatives and similar repositories for rp32:
Users that are interested in rp32 are comparing it to the libraries listed below
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆87Updated 6 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- Experimental flows using nextpnr for Xilinx devices☆42Updated last week
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Wishbone interconnect utilities☆39Updated last month
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 4 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Master-thesis-final☆19Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Virtual development board for HDL design☆41Updated 2 years ago
- Docker Development Environment for SpinalHDL☆19Updated 7 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- ☆20Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- ☆33Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- Demo projects for various Kintex FPGA boards☆51Updated 10 months ago
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 5 months ago