RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
☆23Jul 23, 2026Updated 2 weeks ago
Alternatives and similar repositories for rp32
Users that are interested in rp32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆24Nov 9, 2025Updated 9 months ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆162Dec 19, 2025Updated 7 months ago
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 14 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 3 weeks ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- rust ftdi ft60x libusb driver☆16Dec 16, 2020Updated 5 years ago
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated last month
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 5 months ago
- OpenRISC 1000 port for sourceware.org's src tree (binutils, gdb, newlib, etc.)☆19Mar 12, 2016Updated 10 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- ☆16May 6, 2026Updated 3 months ago
- Very small self-compiling cross compiler for a subset of C☆14Oct 28, 2025Updated 9 months ago
- Script collection to build ready to use GCC 13.1.0 cross and/or native toolchains: C and C++ for all, (Fortran, ADA, D and GO for native …☆23Jan 8, 2026Updated 7 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- UART models for cocotb☆35Sep 7, 2025Updated 11 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- ☆26Feb 15, 2025Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆228Feb 19, 2026Updated 5 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated last year
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆39Nov 29, 2024Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 6 months ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated last month
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆31Updated this week
- ☆14Jul 27, 2025Updated last year
- My KiCAD libraries☆22Apr 16, 2026Updated 3 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆326Updated this week
- ☆16Apr 9, 2021Updated 5 years ago
- PCIe analyzer experiments☆69May 21, 2020Updated 6 years ago