jeras / rp32Links
RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
☆19Updated last month
Alternatives and similar repositories for rp32
Users that are interested in rp32 are comparing it to the libraries listed below
Sorting:
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- A Risc-V SoC for Tiny Tapeout☆32Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated this week
- RISC-V Nox core☆68Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 5 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Portable HyperRAM controller☆58Updated 8 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆54Updated last month
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆48Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆68Updated this week
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- A SoC for DOOM☆19Updated 4 years ago
- ☆70Updated last year