jeras / rp32Links
RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
☆18Updated this week
Alternatives and similar repositories for rp32
Users that are interested in rp32 are comparing it to the libraries listed below
Sorting:
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆33Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 2 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- A Risc-V SoC for Tiny Tapeout☆19Updated 3 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- RISC-V Nox core☆64Updated 3 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆48Updated 3 weeks ago
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆41Updated 2 weeks ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- ☆14Updated 3 months ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- ☆59Updated 3 years ago
- ☆36Updated 7 months ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆46Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago