jeras / rp32Links
RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
☆20Updated 3 weeks ago
Alternatives and similar repositories for rp32
Users that are interested in rp32 are comparing it to the libraries listed below
Sorting:
- A Risc-V SoC for Tiny Tapeout☆43Updated 2 weeks ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated last week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated 11 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated this week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Wishbone interconnect utilities☆43Updated 10 months ago
- RISC-V Nox core☆70Updated 4 months ago
- ☆14Updated 8 months ago
- Experimental flows using nextpnr for Xilinx devices☆53Updated 3 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated last week
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆74Updated this week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆54Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆73Updated this week
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- ☆71Updated last year
- USB virtual model in C++ for Verilog☆32Updated last year
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated 2 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 9 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆69Updated 7 years ago
- ☆60Updated 4 years ago