jeras / rp32
RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
☆11Updated last year
Related projects ⓘ
Alternatives and complementary repositories for rp32
- Wishbone interconnect utilities☆36Updated 5 months ago
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 3 weeks ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- Harmon Instruments FIFO to PCI Express interface☆11Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 4 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆12Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- USB virtual model in C++ for Verilog☆28Updated 3 weeks ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆22Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆27Updated 3 years ago
- Repo to help explain the different options users have for packaging.☆16Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Master-thesis-final☆17Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- MMC (and derivative standards) host controller☆22Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- ☆9Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆40Updated 11 months ago
- Experimental flows using nextpnr for Xilinx devices☆39Updated this week
- JTAG DPI module for OpenRISC simulation with Verilator☆16Updated 12 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- A padring generator for ASICs☆22Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆19Updated 4 years ago
- ☆12Updated 3 years ago