RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
☆22Feb 25, 2026Updated 3 weeks ago
Alternatives and similar repositories for rp32
Users that are interested in rp32 are comparing it to the libraries listed below
Sorting:
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last month
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- ☆14Mar 9, 2026Updated last week
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆159Dec 19, 2025Updated 3 months ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 13 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Updated this week
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- rust ftdi ft60x libusb driver☆16Dec 16, 2020Updated 5 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- Script collection to build ready to use GCC 13.1.0 cross and/or native toolchains: C and C++ for all, (Fortran, ADA, D and GO for native …☆20Jan 8, 2026Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Very small self-compiling cross compiler for a subset of C☆15Oct 28, 2025Updated 4 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 11 months ago
- UART models for cocotb☆34Sep 7, 2025Updated 6 months ago
- ☆27Feb 15, 2025Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated last month
- ☆10Sep 18, 2025Updated 6 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Nov 29, 2024Updated last year
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- Cours d'introduction à l'assembleur riscV - Introduction course to RiscV assembly in French☆15May 26, 2020Updated 5 years ago
- My KiCAD libraries☆22Dec 26, 2025Updated 2 months ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15Jan 5, 2026Updated 2 months ago
- Source code of apps.yunohost.org☆14Mar 7, 2026Updated 2 weeks ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆293Feb 25, 2026Updated 3 weeks ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆79Dec 30, 2025Updated 2 months ago
- PCIe analyzer experiments☆67May 21, 2020Updated 5 years ago
- A web-based graphical simulator of a simple 32-bit, single-cycle implementation of RISC-V☆26Mar 16, 2025Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated last month
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- Mostly AVR compatible FPGA soft-core☆30Sep 30, 2021Updated 4 years ago
- Command line tools to display and configure Parrot Zik2 Headphones☆12Jan 18, 2016Updated 10 years ago