RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
☆23Jul 23, 2026Updated last month
Alternatives and similar repositories for rp32
Users that are interested in rp32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 10 months ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Linux capable RISC-V SoC designed to be readable and useful.☆164Dec 19, 2025Updated 9 months ago
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 14 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 2 months ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 3 years ago
- rust ftdi ft60x libusb driver☆16Dec 16, 2020Updated 5 years ago
- A Risc-V SoC for Tiny Tapeout☆60Jul 12, 2026Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Jun 18, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 6 months ago
- OpenRISC 1000 port for sourceware.org's src tree (binutils, gdb, newlib, etc.)☆19Mar 12, 2016Updated 10 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- ☆16May 6, 2026Updated 4 months ago
- Very small self-compiling cross compiler for a subset of C☆17Sep 10, 2026Updated last week
- Script collection to build ready to use GCC 13.1.0 cross and/or native toolchains: C and C++ for all, (Fortran, ADA, D and GO for native …☆23Jan 8, 2026Updated 8 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- A Chip Design Automation Solution with Open Source EDA Tools.☆30Updated this week
- UART models for cocotb☆36Aug 24, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- ☆26Feb 15, 2025Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆229Feb 19, 2026Updated 7 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆67Sep 13, 2026Updated last week
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆39Nov 29, 2024Updated last year
- UartOscilloscope(Uart介面示波器)☆12Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 7 months ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Sep 6, 2026Updated 2 weeks ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆35Aug 9, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆15Jul 27, 2025Updated last year
- My KiCAD libraries☆22Sep 3, 2026Updated 2 weeks ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆333Aug 14, 2026Updated last month
- PCIe analyzer experiments☆69May 21, 2020Updated 6 years ago
- An implementation of RISC-V☆54Jul 14, 2026Updated 2 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- Mostly AVR compatible FPGA soft-core☆30Sep 30, 2021Updated 4 years ago