jeras / rp32
RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
☆15Updated this week
Alternatives and similar repositories for rp32:
Users that are interested in rp32 are comparing it to the libraries listed below
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated this week
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- A Risc-V SoC for Tiny Tapeout☆16Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last month
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 4 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆22Updated last week
- ☆13Updated last month
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 weeks ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- A configurable USB 2.0 device core☆31Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 5 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆28Updated 12 years ago