jeras / rp32Links
RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
☆19Updated 3 weeks ago
Alternatives and similar repositories for rp32
Users that are interested in rp32 are comparing it to the libraries listed below
Sorting:
- A Risc-V SoC for Tiny Tapeout☆30Updated this week
- Reusable Verilog 2005 components for FPGA designs☆45Updated 5 months ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated 2 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆51Updated last week
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 8 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- RISC-V Nox core☆66Updated 2 weeks ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- LunaPnR is a place and router for integrated circuits☆47Updated 2 weeks ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆28Updated 5 months ago
- ☆38Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- Docker Development Environment for SpinalHDL☆20Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago
- Dual-issue RV64IM processor for fun & learning☆63Updated 2 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- RISC-V processor☆31Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- SAR ADC on tiny tapeout☆42Updated 6 months ago