jeras / rp32Links
RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
☆22Updated this week
Alternatives and similar repositories for rp32
Users that are interested in rp32 are comparing it to the libraries listed below
Sorting:
- A Risc-V SoC for Tiny Tapeout☆43Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 3 weeks ago
- USB virtual model in C++ for Verilog☆32Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆52Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆34Updated 10 months ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated 3 weeks ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated this week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆55Updated 2 years ago
- RISC-V Nox core☆71Updated 5 months ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆54Updated last month
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆84Updated 2 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 5 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆77Updated 3 weeks ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 9 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆75Updated last week
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- ☆38Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- ☆14Updated 9 months ago