jeras / rp32Links
RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
☆15Updated last week
Alternatives and similar repositories for rp32
Users that are interested in rp32 are comparing it to the libraries listed below
Sorting:
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆47Updated last week
- ☆33Updated 2 years ago
- SAR ADC on tiny tapeout☆39Updated 4 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- PicoRV☆44Updated 5 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- ☆36Updated 2 years ago
- ☆34Updated 4 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago