schoeberl / wildcatLinks
An implementation of RISC-V
☆33Updated last week
Alternatives and similar repositories for wildcat
Users that are interested in wildcat are comparing it to the libraries listed below
Sorting:
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- ☆44Updated 2 months ago
- Platform Level Interrupt Controller☆40Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- Lipsi: Probably the Smallest Processor in the World☆85Updated last year
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- ☆32Updated 4 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- RISC-V Nox core☆62Updated 2 months ago
- ☆36Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- ☆95Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- ☆31Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week