An implementation of RISC-V
☆54Jun 15, 2026Updated 2 weeks ago
Alternatives and similar repositories for wildcat
Users that are interested in wildcat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- Lipsi: Probably the Smallest Processor in the World☆90Apr 15, 2024Updated 2 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Clarvi simple RISC-V processor for teaching☆58Aug 25, 2017Updated 8 years ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- An almost empty chisel project as a starting point for hardware design☆36Jan 27, 2025Updated last year
- For contributions of Chisel IP to the chisel community.☆74Nov 7, 2024Updated last year
- ☆25Jun 23, 2024Updated 2 years ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆19Dec 2, 2024Updated last year
- MR1 formally verified RISC-V CPU☆59Dec 16, 2018Updated 7 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 5 months ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆15Jun 6, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- SubRISC: Simple Instruction-Set Computer for IoT edge devices☆16Jun 27, 2018Updated 8 years ago
- Chisel examples and code snippets☆282Aug 1, 2022Updated 3 years ago
- A numpy like array programming language optimized with BuildIt☆14Oct 17, 2025Updated 8 months ago
- ☆18Nov 4, 2024Updated last year
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- ☆10Dec 28, 2020Updated 5 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 10 years ago
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆20Jan 2, 2026Updated 6 months ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 5 years ago
- ☆24Oct 24, 2022Updated 3 years ago
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated 2 months ago
- Altera JTAG UART wrapper for Bluespec☆26Mar 27, 2014Updated 12 years ago
- FPGA based, Real-time processing of audio, including voiceprint recognition, adaptive noise suppression, et al.☆17May 8, 2025Updated last year
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 13 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Experimental RISC-V assembler code snippets☆10Oct 23, 2019Updated 6 years ago
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆14Jul 24, 2020Updated 5 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated 2 months ago
- A Risc-V SoC for Tiny Tapeout☆54Jun 10, 2026Updated 3 weeks ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Jun 19, 2026Updated 2 weeks ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 6 months ago
- An Assortment of Convolutional Neural Networks☆11Mar 10, 2019Updated 7 years ago