An implementation of RISC-V
☆50Dec 11, 2025Updated 3 months ago
Alternatives and similar repositories for wildcat
Users that are interested in wildcat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Clarvi simple RISC-V processor for teaching☆57Aug 25, 2017Updated 8 years ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- ☆24Jun 23, 2024Updated last year
- A collection of benchmarks and tests for the Patmos processor and compiler☆18Dec 2, 2024Updated last year
- MR1 formally verified RISC-V CPU☆58Dec 16, 2018Updated 7 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Mar 1, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- SubRISC: Simple Instruction-Set Computer for IoT edge devices☆16Jun 27, 2018Updated 7 years ago
- Contains primitives for marshaling/unmarshaling Unix timestamp/epoch to/from built-in time.Time type in JSON☆17Feb 25, 2024Updated 2 years ago
- Chisel examples and code snippets☆271Aug 1, 2022Updated 3 years ago
- An open-source implementation of the VADL processor description language.☆47Updated this week
- A numpy like array programming language optimized with BuildIt☆14Oct 17, 2025Updated 5 months ago
- A fast Go implementation of character operations on ASCII bytes and strings.☆10Dec 10, 2015Updated 10 years ago
- ☆18Nov 4, 2024Updated last year
- CLI interface to the TGBOX☆11Mar 14, 2026Updated last week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- ☆10Dec 28, 2020Updated 5 years ago
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- ☆19Jan 2, 2026Updated 2 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Verilog implementation of a simple riscv cpu☆18Oct 28, 2021Updated 4 years ago
- ☆24Oct 24, 2022Updated 3 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆16Mar 3, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- FPGA based, Real-time processing of audio, including voiceprint recognition, adaptive noise suppression, et al.☆15May 8, 2025Updated 10 months ago
- Altera JTAG UART wrapper for Bluespec☆25Mar 27, 2014Updated 11 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 12 years ago
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆13Jul 24, 2020Updated 5 years ago
- Experimental RISC-V assembler code snippets☆10Oct 23, 2019Updated 6 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last month
- A Risc-V SoC for Tiny Tapeout☆51Dec 2, 2025Updated 3 months ago