An implementation of RISC-V
☆49Dec 11, 2025Updated 2 months ago
Alternatives and similar repositories for wildcat
Users that are interested in wildcat are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- Clarvi simple RISC-V processor for teaching☆57Aug 25, 2017Updated 8 years ago
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Feb 24, 2026Updated last week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- MR1 formally verified RISC-V CPU☆57Dec 16, 2018Updated 7 years ago
- Experimental RISC-V assembler code snippets☆10Oct 23, 2019Updated 6 years ago
- A numpy like array programming language optimized with BuildIt☆14Oct 17, 2025Updated 4 months ago
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆13Jul 24, 2020Updated 5 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- A Verilog RTL model of a simple 8-bit RISC processor☆19Jan 15, 2019Updated 7 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- Verilog implementation of a simple riscv cpu☆18Oct 28, 2021Updated 4 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆18Dec 2, 2024Updated last year
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- ☆19Jan 2, 2026Updated 2 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 2 months ago
- ☆17Nov 4, 2024Updated last year
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last week
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago
- An open-source implementation of the VADL processor description language.☆47Updated this week
- Trivial RISC-V Linux binary bootloader☆55Apr 3, 2021Updated 4 years ago
- ☆19Dec 15, 2023Updated 2 years ago
- Altera JTAG UART wrapper for Bluespec☆25Mar 27, 2014Updated 11 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Another tiny RISC-V implementation☆64Jul 19, 2021Updated 4 years ago
- CMake based hardware build system☆35Updated this week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- CVA6 softcore contest☆22Feb 16, 2026Updated 2 weeks ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Jan 11, 2019Updated 7 years ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago