An implementation of RISC-V
☆50May 6, 2026Updated 2 weeks ago
Alternatives and similar repositories for wildcat
Users that are interested in wildcat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated 2 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Clarvi simple RISC-V processor for teaching☆58Aug 25, 2017Updated 8 years ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- An almost empty chisel project as a starting point for hardware design☆36Jan 27, 2025Updated last year
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- ☆25Jun 23, 2024Updated last year
- MR1 formally verified RISC-V CPU☆58Dec 16, 2018Updated 7 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 3 months ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆14Mar 1, 2026Updated 2 months ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SubRISC: Simple Instruction-Set Computer for IoT edge devices☆16Jun 27, 2018Updated 7 years ago
- Chisel examples and code snippets☆279Aug 1, 2022Updated 3 years ago
- A numpy like array programming language optimized with BuildIt☆14Oct 17, 2025Updated 7 months ago
- A fast Go implementation of character operations on ASCII bytes and strings.☆10Dec 10, 2015Updated 10 years ago
- ☆18Nov 4, 2024Updated last year
- An open-source implementation of the VADL processor description language.☆49May 18, 2026Updated last week
- A dynamic verification library for Chisel.☆162Nov 9, 2024Updated last year
- ☆10Dec 28, 2020Updated 5 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆19Jan 2, 2026Updated 4 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 5 years ago
- ☆24Oct 24, 2022Updated 3 years ago
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated last month
- Altera JTAG UART wrapper for Bluespec☆26Mar 27, 2014Updated 12 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 13 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Experimental RISC-V assembler code snippets☆10Oct 23, 2019Updated 6 years ago
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆14Jul 24, 2020Updated 5 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated last month
- A Risc-V SoC for Tiny Tapeout☆53Dec 2, 2025Updated 5 months ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Mar 27, 2026Updated last month
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 5 months ago
- The Programmers Open Workbench☆13Dec 19, 2011Updated 14 years ago