An implementation of RISC-V
☆54Jul 14, 2026Updated last week
Alternatives and similar repositories for wildcat
Users that are interested in wildcat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yet Another RISC-V Implementation☆100Sep 21, 2024Updated last year
- Lab material for the three week course on builiding a RISC-V microprocessor☆21Jan 14, 2026Updated 6 months ago
- Lipsi: Probably the Smallest Processor in the World☆90Apr 15, 2024Updated 2 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- An almost empty chisel project as a starting point for hardware design☆37Jan 27, 2025Updated last year
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- Clarvi simple RISC-V processor for teaching☆58Aug 25, 2017Updated 8 years ago
- The SoC for the introduction to chip design course spring 2026☆19May 22, 2026Updated 2 months ago
- Digital Design Equivalence Checking☆80Updated this week
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- ☆12Mar 1, 2021Updated 5 years ago
- ☆24Oct 24, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- RTLMeter benchmark suite☆31Updated this week
- wafer.space GF180MCU Run 1☆37Apr 27, 2026Updated 2 months ago
- ☆25Jun 23, 2024Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆238Jul 3, 2026Updated 3 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 5 months ago
- Digital logic benchmark suite☆74Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Chip Design Automation Solution with Open Source EDA Tools.☆15Updated this week
- ☆11Dec 18, 2017Updated 8 years ago
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated 2 weeks ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Updated this week
- Agile Hardware Design Course☆15Nov 17, 2025Updated 8 months ago
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago
- Chisel examples and code snippets☆284Aug 1, 2022Updated 3 years ago
- MR1 formally verified RISC-V CPU☆59Dec 16, 2018Updated 7 years ago
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated 2 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- A collection of benchmarks and tests for the Patmos processor and compiler☆19Dec 2, 2024Updated last year
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆256Updated this week
- [WIP] Open-source DFT flow☆41May 9, 2026Updated 2 months ago
- ☆20Mar 3, 2026Updated 4 months ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆19Dec 23, 2025Updated 7 months ago