agra-uni-bremen / symex-vp
A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
☆23Updated last year
Alternatives and similar repositories for symex-vp:
Users that are interested in symex-vp are comparing it to the libraries listed below
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆12Updated last month
- Testing processors with Random Instruction Generation☆37Updated 3 weeks ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- ☆60Updated 2 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 6 months ago
- Simple UVM environment for experimenting with Verilator.☆20Updated 3 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- HW Design Collateral for Caliptra RoT IP☆89Updated this week
- Hardware Formal Verification☆15Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 3 months ago
- RTLCheck☆21Updated 6 years ago
- Side-channel analysis setup for OpenTitan☆31Updated last month
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆29Updated last week
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆28Updated 4 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- ☆33Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 years ago
- CoreIR Symbolic Analyzer☆71Updated 4 years ago
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆18Updated 4 years ago
- ☆11Updated 3 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆11Updated last month
- C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data e…☆18Updated last month