Alternatives and similar repositories for symex-vp:

Users that are interested in symex-vp are comparing it to the libraries listed below

• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆32Updated 2 weeks ago
• ics-jku / spinalfuzz
  Fuzzing for SpinalHDL
  ☆16Updated 2 years ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆32Updated 3 years ago
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated 4 months ago
• ymanerka / rtlcheck
  RTLCheck
  ☆19Updated 6 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• antmicro / rowhammer-tester
  ☆59Updated 2 weeks ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆35Updated 3 years ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆24Updated 2 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• pulp-platform / trace_debugger
  Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.
  ☆19Updated 11 months ago
• comsec-group / cellift-meta
  All the tools you need to reproduce the CellIFT paper experiments
  ☆18Updated last week
• yaohsiaopid / rtl2uspec
  ☆11Updated last year
• shioya-lab-public / surgefuzz
  SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)
  ☆19Updated 2 months ago
• skmuduli92 / HyperFuzzer
  ☆15Updated 3 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆83Updated this week
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆14Updated 8 years ago
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆18Updated last year
• RPTU-EIS / upec-boom-verification-suite
  This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…
  ☆17Updated last year
• incoresemi / river_core
  RiVer Core is an open source Python based RISC-V Core Verification framework.
  ☆22Updated 3 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆65Updated this week
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆29Updated last week
• MikeCovrado / GettingVerilatorStartedWithUVM
  Simple UVM environment for experimenting with Verilator.
  ☆17Updated last month
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated last month
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆35Updated 11 months ago
• hackdac / hackdac_2018_beta
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆17Updated 4 years ago
• b224hisl / rioschip
  ☆33Updated 2 years ago