agra-uni-bremen / symex-vp
A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
☆23Updated last year
Alternatives and similar repositories for symex-vp:
Users that are interested in symex-vp are comparing it to the libraries listed below
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- Testing processors with Random Instruction Generation☆35Updated 3 weeks ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- RTLCheck☆20Updated 6 years ago
- Simple UVM environment for experimenting with Verilator.☆19Updated 3 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 5 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆60Updated 2 months ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆12Updated 2 weeks ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated 2 months ago
- An open-source custom cache generator.☆33Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆33Updated 2 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆11Updated last week
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆29Updated this week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆49Updated 2 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 10 months ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆21Updated 5 years ago
- HW Design Collateral for Caliptra RoT IP☆86Updated last week
- RISC-V BSV Specification☆20Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆31Updated this week
- Project Repo for the Simulator Independent Coverage Research☆18Updated 2 years ago
- COATCheck☆13Updated 6 years ago