agra-uni-bremen / symex-vpLinks
A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
☆25Updated last year
Alternatives and similar repositories for symex-vp
Users that are interested in symex-vp are comparing it to the libraries listed below
Sorting:
- Testing processors with Random Instruction Generation☆41Updated last week
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago
- A RISC-V RV32 model ready for SMT program synthesis.☆11Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 weeks ago
- ☆16Updated last month
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- A tool for synthesizing Verilog programs☆95Updated last week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- ☆63Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- RTLCheck☆22Updated 6 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆106Updated 2 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆19Updated 8 months ago
- HW Design Collateral for Caliptra RoT IP☆100Updated this week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated last week
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆34Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- Equivalence checking with Yosys☆45Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated this week
- Hardware Formal Verification☆15Updated 4 years ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 5 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last month
- Code repository for Coppelia tool☆23Updated 4 years ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆18Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago