agra-uni-bremen / symex-vp
A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
☆21Updated last year
Alternatives and similar repositories for symex-vp:
Users that are interested in symex-vp are comparing it to the libraries listed below
- Testing processors with Random Instruction Generation☆30Updated last week
- Fuzzing for SpinalHDL☆15Updated 2 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆31Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated this week
- A port of the RIPE suite to RISC-V.☆28Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- ☆33Updated 2 years ago
- HW Design Collateral for Caliptra RoT IP☆79Updated this week
- Collection of test cases for Yosys☆18Updated 3 years ago
- ☆15Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆25Updated this week
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- RTLCheck☆17Updated 6 years ago
- ☆58Updated last week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆45Updated 2 weeks ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆14Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 7 months ago
- A Verilog Synthesis Regression Test☆35Updated 9 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 3 months ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆12Updated 3 months ago
- SCARV: a side-channel hardened RISC-V platform☆18Updated 3 years ago
- Side-channel analysis setup for OpenTitan☆29Updated this week
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆63Updated 2 years ago
- GDB server to debug CPU simulation waveform traces☆42Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆100Updated 2 years ago
- Tools for analyzing and browsing Tarmac instruction traces.☆70Updated last month
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- ☆14Updated last month
- ☆16Updated 5 months ago