agra-uni-bremen / symex-vpLinks
A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
☆27Updated 2 years ago
Alternatives and similar repositories for symex-vp
Users that are interested in symex-vp are comparing it to the libraries listed below
Sorting:
- Testing processors with Random Instruction Generation☆50Updated last month
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 4 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆107Updated 3 months ago
- ☆26Updated 9 months ago
- HW Design Collateral for Caliptra RoT IP☆124Updated 2 weeks ago
- Simple UVM environment for experimenting with Verilator.☆28Updated 2 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- ☆71Updated last month
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Updated 4 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆152Updated last month
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated last month
- The HW-CBMC and EBMC Model Checkers for Verilog☆100Updated this week
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆116Updated 4 months ago
- A tool for synthesizing Verilog programs☆108Updated 4 months ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Updated 6 months ago
- RTLCheck☆23Updated 7 years ago
- Fuzzing for SpinalHDL☆17Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Updated 2 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 7 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- ☆89Updated 4 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- Hardware Formal Verification☆16Updated 5 years ago
- ILA Model Database☆24Updated 5 years ago
- Equivalence checking with Yosys☆53Updated last month
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago