mikeakohn / riscv_fpgaLinks
Implementation of a RISC-V CPU in Verilog.
☆17Updated 6 months ago
Alternatives and similar repositories for riscv_fpga
Users that are interested in riscv_fpga are comparing it to the libraries listed below
Sorting:
- Quite OK image compression Verilog implementation☆22Updated 9 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆32Updated 9 months ago
- A small and simple rv32i core written in Verilog☆13Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- ☆16Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 2 weeks ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆48Updated last year
- A SoC for DOOM☆19Updated 4 years ago
- Portable HyperRAM controller☆59Updated 9 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Optimized RISC-V FP emulation for 32-bit processors☆34Updated 4 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆25Updated 6 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- HDL components to build a customized Wishbone crossbar switch☆14Updated 6 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆33Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- A RISC-V processor☆15Updated 6 years ago