mikeakohn / riscv_fpga
Implementation of a RISC-V CPU in Verilog.
☆14Updated 2 months ago
Alternatives and similar repositories for riscv_fpga:
Users that are interested in riscv_fpga are comparing it to the libraries listed below
- VGA-compatible text mode functionality☆17Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆15Updated last year
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆15Updated last year
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- A complete HDMI transmitter implementation in VHDL☆23Updated 3 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 4 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆15Updated 2 weeks ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆47Updated 2 years ago
- ice40 UltraPlus demos☆16Updated 5 years ago
- Learn how to create your own 32-bit system from scratch.☆13Updated 3 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago
- Quite OK Image FPGA Encoder and Decoder☆19Updated last year
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆26Updated 2 years ago
- 8 bit CPU optimized for the constraints of tinytapeout☆11Updated 2 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 2 months ago
- Implementation of a circular queue in hardware using verilog.☆16Updated 6 years ago
- RV32I single cycle simulation on open-source software Logisim.☆19Updated 2 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆28Updated 2 weeks ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- https://hackaday.io/project/172073-microcoding-for-fpgas☆11Updated last year
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆11Updated 4 years ago