Implementation of a RISC-V CPU in Verilog.
☆17Mar 2, 2025Updated last year
Alternatives and similar repositories for riscv_fpga
Users that are interested in riscv_fpga are comparing it to the libraries listed below
Sorting:
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 2 years ago
- Tutorials for getting started with an f8 softcore on an FPGA board☆13Aug 17, 2025Updated 6 months ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 2 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- A linux'ish build system for System on Chip designs, based on GHDL☆12Dec 14, 2024Updated last year
- ☆15Sep 27, 2022Updated 3 years ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆17Mar 24, 2024Updated last year
- ☆16Mar 18, 2024Updated last year
- Synthesizable Uxn CPU☆17Jul 14, 2022Updated 3 years ago
- The Bitcraze website☆20Updated this week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated last month
- Portable HyperRAM controller☆65Dec 8, 2024Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆55Nov 16, 2023Updated 2 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Mar 26, 2017Updated 8 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆39Dec 5, 2019Updated 6 years ago
- A Risc-V SoC for Tiny Tapeout☆49Dec 2, 2025Updated 3 months ago
- littlefs wrapped in javascript... for some reason...☆42Jan 23, 2018Updated 8 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Sep 1, 2022Updated 3 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆20Aug 5, 2025Updated 7 months ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Apr 3, 2024Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Updated this week
- Open-source high performance AXI4-based HyperRAM memory controller☆83Oct 6, 2022Updated 3 years ago
- ☆15Oct 13, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- A multi-headed dumphfdl receiver for Web-888 and other SDR devices☆15Jan 17, 2026Updated last month
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆159Dec 19, 2025Updated 2 months ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆37Aug 19, 2023Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 5 months ago
- 西安电子科技大学本科生毕业设计（论文）LaTeX模板☆11Jun 7, 2016Updated 9 years ago
- Element14 bike speedometer project☆11May 20, 2022Updated 3 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Custom 6502 Video Game Console☆12Feb 25, 2026Updated last week