mikeakohn / riscv_fpgaLinks
Implementation of a RISC-V CPU in Verilog.
☆14Updated 3 months ago
Alternatives and similar repositories for riscv_fpga
Users that are interested in riscv_fpga are comparing it to the libraries listed below
Sorting:
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Implementation of a circular queue in hardware using verilog.☆17Updated 6 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- VGA-compatible text mode functionality☆17Updated 5 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- A complete HDMI transmitter implementation in VHDL☆23Updated 4 months ago
- ☆26Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆15Updated last week
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆29Updated 5 months ago
- A SoC for DOOM☆17Updated 4 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆44Updated 2 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Updated 4 years ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆15Updated last year
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆19Updated last year
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆15Updated last year
- ice40 UltraPlus demos☆16Updated 5 years ago