regymm / quasiSoCLinks
Linux capable RISC-V SoC designed to be readable and useful.
☆152Updated 4 months ago
Alternatives and similar repositories for quasiSoC
Users that are interested in quasiSoC are comparing it to the libraries listed below
Sorting:
- Naive Educational RISC V processor☆89Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆184Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- A pipelined RISC-V processor☆62Updated last year
- Example LED blinking project for your FPGA dev board of choice☆185Updated last week
- A Video display simulator☆173Updated 5 months ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆110Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 11 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- 10Gb Ethernet Switch☆238Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 4 months ago
- NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.☆75Updated last month
- CoreScore☆164Updated 2 months ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆89Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- 📦 Prebuilt RISC-V GCC toolchains for x64 Linux.☆106Updated 8 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago