regymm / quasiSoCLinks
Linux capable RISC-V SoC designed to be readable and useful.
☆151Updated 2 months ago
Alternatives and similar repositories for quasiSoC
Users that are interested in quasiSoC are comparing it to the libraries listed below
Sorting:
- Naive Educational RISC V processor☆87Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆169Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated last week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 9 months ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- CoreScore☆162Updated last week
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- 10Gb Ethernet Switch☆228Updated 3 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A Video display simulator☆171Updated 3 months ago
- Tang Mega 138K Pro examples☆76Updated 2 weeks ago
- ☆59Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆179Updated last week
- A simple implementation of a UART modem in Verilog.☆151Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆244Updated 10 months ago
- RISC-V Nox core☆68Updated last month
- 64-bit multicore Linux-capable RISC-V processor☆95Updated 3 months ago
- ☆293Updated last week
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- A pipelined RISC-V processor☆57Updated last year
- 📦 Prebuilt RISC-V GCC toolchains for x64 Linux.☆104Updated 6 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago