Linux capable RISC-V SoC designed to be readable and useful.
☆161Dec 19, 2025Updated 5 months ago
Alternatives and similar repositories for quasiSoC
Users that are interested in quasiSoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Apr 23, 2024Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated last month
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆226Feb 19, 2026Updated 3 months ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,090May 29, 2026Updated last week
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆44Apr 11, 2024Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆115May 27, 2026Updated last week
- A tiny C header-only risc-v emulator.☆2,118Dec 21, 2025Updated 5 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆24Mar 31, 2026Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 2 years ago
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆12May 25, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Doom classic port to lightweight RISC‑V☆107Jul 25, 2022Updated 3 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆542Updated this week
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆17Apr 3, 2025Updated last year
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ☆15Jan 19, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 3 weeks ago
- Simple risc-v emulator, able to run linux, written in C.☆150Apr 11, 2024Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆338Jun 1, 2026Updated last week
- Opensource DDR3 Controller☆446May 21, 2026Updated 2 weeks ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆14Dec 4, 2025Updated 6 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆57Aug 14, 2024Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 4 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- 3-stage RV32IMACZb* processor with debug☆1,058Apr 23, 2026Updated last month
- Verilog HDL implementation of SDRAM controller and SDRAM model☆44Jun 19, 2024Updated last year
- TinyGPUs, making graphics hardware for 1990s games☆174Jan 24, 2026Updated 4 months ago
- Configurable RISC-V Processor☆20Jun 2, 2026Updated last week
- ☆20Feb 23, 2022Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week