Linux capable RISC-V SoC designed to be readable and useful.
☆160Dec 19, 2025Updated 3 months ago
Alternatives and similar repositories for quasiSoC
Users that are interested in quasiSoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Apr 23, 2024Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 2, 2026Updated last week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated last month
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,077Mar 3, 2026Updated last month
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆43Apr 11, 2024Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆113Mar 30, 2026Updated last week
- A tiny C header-only risc-v emulator.☆2,082Dec 21, 2025Updated 3 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Mar 31, 2026Updated last week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆37Jun 21, 2023Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆516Updated this week
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Doom classic port to lightweight RISC‑V☆107Jul 25, 2022Updated 3 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆14Apr 3, 2025Updated last year
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ☆15Jan 19, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Another size-optimized RISC-V CPU for your consideration.☆60Mar 24, 2026Updated 2 weeks ago
- Simple risc-v emulator, able to run linux, written in C.☆149Apr 11, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆325Apr 2, 2026Updated last week
- Opensource DDR3 Controller☆425Jan 18, 2026Updated 2 months ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 4 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆54Feb 2, 2026Updated 2 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Jun 19, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- 3-stage RV32IMACZb* processor with debug☆1,026Apr 2, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated last month
- TinyGPUs, making graphics hardware for 1990s games☆171Jan 24, 2026Updated 2 months ago
- ☆19Feb 23, 2022Updated 4 years ago
- Configurable RISC-V Processor☆20Mar 24, 2026Updated 2 weeks ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago